datasheetbank_Logo
Integrated circuits, Transistor, Semiconductors Search and Datasheet PDF Download Site

CDP1854A3 View Datasheet(PDF) - Intersil

Part Name
Description
View to exact match
CDP1854A3 Datasheet PDF : 12 Pages
1 2 3 4 5 6 7 8 9 10 Next Last
CDP1854A/3, CDP1854AC/3
Dynamic Electrical Specifications tR, tF = 15ns, VIH = VDD, VIL = VSS, CL = 100pF, (See Figure 6)
PARAMETER
VDD
(V)
LIMITS
-55oC, +25oC
+125oC
MIN
MAX
MIN
MAX
TRANSMITTER TIMING - MODE 0
Clock Period
tCC
5
240
-
280
-
10
120
-
145
-
Pulse Width
Clock Low Level
tCL
5
105
-
125
-
10
55
-
65
-
Clock High Level
tCH
5
135
-
155
-
10
65
-
80
-
THRL
tTHTH
5
140
-
165
-
10
80
-
85
-
Setup Time
THRL to Clock
tTHC
5
205
-
235
-
10
120
-
140
-
Data to THRL
tDT
5
25
-
30
-
10
20
-
25
-
Hold Time
Data after THRL
tTD
5
60
-
95
-
10
45
-
75
-
Propagation Delay Time
Clock to Data Start Bit
tCD
5
10
-
435
-
505
-
205
-
235
Clock to THRE
tCT
5
10
-
345
-
420
-
175
-
200
THRL to THRE
tTTHR
5
10
-
275
-
325
-
145
-
165
Clock to TSRE
tTTS
5
10
-
345
-
405
-
165
-
190
UNITS
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
9

Share Link: 

datasheetbank.com [ Privacy Policy ] [ Request Datasheet ] [ Contact Us ]