datasheetbank_Logo
Integrated circuits, Transistor, Semiconductors Search and Datasheet PDF Download Site

CDP1854A3 View Datasheet(PDF) - Intersil

Part Name
Description
View to exact match
CDP1854A3 Datasheet PDF : 12 Pages
1 2 3 4 5 6 7 8 9 10 Next Last
CDP1854A/3, CDP1854AC/3
Dynamic Electrical Specifications tR, tF = 15ns, VIH = VDD, VIL = VSS, CL = 100pF, (See Figure 2)
PARAMETER
VDD
(V)
LIMITS
-55oC, +25oC
+125oC
MIN
MAX
MIN
MAX
RECEIVER TIMING - MODE 1
Clock Period
tCC
5
240
-
280
-
10
120
-
145
-
Pulse Width
Clock Low Level
tCL
5
105
-
125
-
10
55
-
65
-
Clock High Level
tCH
5
135
-
155
-
10
65
-
80
-
TPB
tTT
5
125
-
165
-
10
70
-
80
-
Setup Time
Data Start Bit to Clock
tDC
5
105
-
120
-
10
65
-
70
-
Propagation Delay Time
TPB to DATA AVAILABLE
tTDA
5
10
-
295
-
340
-
150
-
170
Clock to DATA AVAILABLE
tCDA
5
10
-
305
-
355
-
150
-
170
Clock to Overrun Error
tCOE
5
10
-
305
-
330
-
150
-
175
Clock to Parity Error
tCPE
5
10
-
305
-
330
-
150
-
175
Clock to Framing Error
tCFE
5
10
-
280
-
330
-
145
-
165
UNITS
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
4

Share Link: 

datasheetbank.com [ Privacy Policy ] [ Request Datasheet ] [ Contact Us ]