datasheetbank_Logo
Integrated circuits, Transistor, Semiconductors Search and Datasheet PDF Download Site

WM8581(2005) View Datasheet(PDF) - Wolfson Microelectronics plc

Part Name
Description
View to exact match
WM8581
(Rev.:2005)
Wolfson
Wolfson Microelectronics plc Wolfson
WM8581 Datasheet PDF : 100 Pages
First Prev 11 12 13 14 15 16 17 18 19 20 Next Last
Production Data
WM8581
TERMINOLOGY
1. Signal-to-noise ratio (dB) – SNR is a measure of the difference in level between the full scale output and the output with no
signal applied. (No Auto-zero or Automute function is employed in achieving these results).
2. Dynamic range (dB) – DNR is a measure of the difference between the highest and lowest portions of a signal. Normally a
THD+N measurement at 60dB below full scale. The measured signal is then corrected by adding the 60dB to it. (e.g. THD+N
@ -60dB= -32dB, DR= 92dB).
3. THD (dB) – THD is a ratio, of the rms values, of Distortion/Signal.
4. Stop band attenuation (dB) – Is the degree to which the frequency spectrum is attenuated (outside audio band).
5. Channel Separation (dB) – Also known as Cross-Talk. This is a measure of the amount one channel is isolated from the
other. Normally measured by sending a full scale signal down one channel and measuring the other.
6. Pass-Band Ripple – Any variation of the frequency response in the pass-band region.
MASTER CLOCK TIMING
ADCMCLK/
MCLK
t MCLKL
tMCLKH
t MCLKY
Figure 1 Master Clock Timing Requirements
Test Conditions
AVDD, PVDD, VREFP = 5V, DVDD = 3.3V, AGND, VREFN = 0V, PGND, DGND = 0V, TA = +25oC
PARAMETER
SYMBOL
System Clock Timing Information
ADCMCLK and MCLK System clock
pulse width high
tMCLKH
ADCMCLK and MCLK System clock
pulse width low
tMCLKL
ADCMCLK and MCLK System clock
cycle time
tMCLKY
ADCMCLK and MCLK Duty cycle
TEST CONDITIONS
MIN
TYP
11
11
28
40:60
Table 3 Master Clock Timing Requirements
MAX
60:40
UNIT
ns
ns
ns
w
PD Rev 4.0 April 2007
15

Share Link: 

datasheetbank.com [ Privacy Policy ] [ Request Datasheet ] [ Contact Us ]