S6B0796 View Datasheet(PDF) - Samsung
Part Name
Description
View to exact match
S6B0796 Datasheet PDF : 32 Pages
| |||
S6B0796 PRELIMINARY SPEC. VER. 1.0
240 SEG / COM DRIVER FOR STN LCD
PIN FUNCTION
Segment mode
Symbol
Function
VDD
Logic system power supply pin connects to +2.4 to +5.5V
VSS
Ground pin connects to 0 V
V0R, V0L
V12R , V12L
V43R , V43L
V5R , V5L
Power supply pin for LC driver voltage bias.
. Normally, the bias voltage used is set by a resistor divider.
. Ensure that voltage are set such that VSS ≤ V5 < V43 < V12 < V0.
. To further reduce the difference between the output waveforms of LC driver
output pins Y1 and Y160, externally connect ViR and ViL (I = 0, 12, 43, 5)
Input pin for display data
. In 4-bit parallel input mode, input data into the 4 pins DI0 – DI3.
DI0 – DI7
Connect DI4 – DI7 to VSS or VDD.
. In 8-bit parallel input mode, input data into the 8 pins DI0 – DI7.
XCK
Clock input pin for taking display data
. Data is read on the falling edge of the clock pulse.
Latch pulse input pin for display data
LP
. Data is latched on the falling edge of the clock pulse.
Direction selection pin for reading display data
L/R
. When set to VSS level “L”, data is read sequentially from Y240 to Y1.
. When set to VDD level H”, data is read sequentially from Y1 to Y240.
Control input pin for output deselect level
. The input signal is level-shifted from logic voltage level to LC drive voltage
level, and controls LC drive circuit.
DISPOFFB
. When set to VSS level “L”, the LC drive output pins (Y1 - Y240) are set to level
V5.
. While set to “L”, the contents of the line latch are reset, but read the display
data in the data latch regardless of condition of DISPOFFB.
When the DISPOFFB function is canceled, the driver outputs deselect level
(V12 or V43), then outputs the contents of the data latch on the next.
Falling edge of the LP. That time, if DISPOFFB removal time can not keep regulation what is
shown AC characteristics (page 21), can not output the reading data correctly.
11
Share Link: 