CY7C4221V-25JC View Datasheet(PDF) - Cypress Semiconductor
Part Name
Description
View to exact match
CY7C4221V-25JC Datasheet PDF : 16 Pages
| |||
CY7C4421V/4201V/4211V/4221V
PRELIMINARY
CY7C4231V/4241V/4251V
Switching Waveforms (continued)
Full Flag Timing
NO WRITE
WCLK
D0 –D8
tSKEW1 [9]
FF
tWFF
NO WRITE
tDS
NO WRITE
tSKEW1 [9]
DATA WRITE
tWFF
tWFF
DATA WRITE
WEN1
WEN2
(if applicable)
RCLK
REN1,
REN2
tENS
tENH
tENS
tENH
OE
Q0 –Q8
LOW
tA
DATA IN OUTPUT REGISTER
Programmable Almost Empty Flag Timing
tCLKH
tCLKL
WCLK
WEN1
tENS tENH
DATA READ
tA
NEXT DATA READ
42X1V–11
WEN2
(if applicable)
PAE
RCLK
tENS tENH
Note 17
tSKEW2 [16]
tPAE
N + 1 WORDS
INFIFO
Note 18
tPAE
REN1,
REN2
tENS
tENS tENH
42X1V–12
Notes:
16. tSKEW2 is the minimum time between a rising WCLK and a rising RCLK edge for PAE to change state during that clock cycle. If the time between the edge of WCLK and the
rising RCLK is less than tSKEW2, then PAE may not change state until the next RCLK.
17. PAE offset = n.
18. If a read is performed on this rising edge of the read clock, there will be Empty + (n−1) words in the FIFO when PAE goes LOW.
9
Share Link: 