CS5106 View Datasheet(PDF) - Cherry semiconductor

Part Name

Description

View to exact match

CS5106

Multi-Feature, Synchronous plus Auxiliary PWM Controller

Cherry semiconductor 

Package Lead Description: continued

PACKAGE LEAD #

9

LEAD SYMBOL

VFB1

10

VSS

11

VCC

12

GATE1

13

Gnd

14

GATE2

15

GATE2B

16

VFB2

17

RAMP2

18

ILIM2

19

DLYSET

20

FADJ

21

SYNCOUT

22

SYNCIN

23

PROGRAM

24

ENABLE

FUNCTION

Voltage Feedback Lead for the Auxiliary PWM. A voltage which represents

the auxiliary power supply output voltage is fed to this lead. A voltage less

than RAMP1+0.13 on VFB1 will cause GATE1 to go low.

VSS power/feedback input lead. See VCC for description of power operation.

In addition, this lead is fed to a divide by ten resistor divider and compared to

1.2V nominal at the positive side of the error amplifier.

VCC power input lead. This input runs off a Zener referenced supply until

VSS > VCC. Then an internal diode which runs between VSS and VCC turns on

and all main power is derived from VSS.

Auxiliary PWM gate drive lead. This output normally drives the FET which

drives the auxiliary transformer.

Ground lead.

Synchronous PWM gate drive lead. This output normally drives the FET

which drives the main transformer.

Synchronous PWM gate drive lead. This output normally drives the FET for

the gate drive transformer used for synchronous rectification.

Voltage feedback lead for the synchronous PWM. A voltage which represents

the main power supply output voltage is fed to this lead. A voltage less than

RAMP2+0.13 on VFB2 will cause GATE2 to go low and GATE2B to go high.

Current ramp input lead for the synchronous PWM. A voltage which is linear

with respect to current in the primary side of the main trans former is usually

represented on this lead. A voltage exceeding VFB2 - 0.13 on RAMP2 will

cause GATE2 to go low and GATE2B to go high.

Pulse by pulse over current protection lead for the synchronous PWM. A volt-

age exceeding 1.2V nominal on ILIM2 will cause GATE2 to go low and GATE2B

to go high. A voltage exceeding 1.4V nominal on ILIM2 will cause GATE2 to go

low and GATE2B to go high for at least two clock cycles.

GATE2, GATE2B non-overlap time adjustment lead. A 27k½ resistor from

DLYSET to ground sets the non-overlap time to 45ns nominal.

Frequency adjustment lead. A 27k½ resistor from FADJ to ground sets the

clock frequency to 512kHz nominal.

Clock output lead. This is a 50% duty cycle, 1V to 5V pulse whose rising edge

is in phase with GATE1. This signal can be used to synchronize other power

supplies.

Clock synchronization lead. The internal clock frequency can be adjusted

+10%, -15% by the onset of positive edges of an external clock occurring on the

SYNCIN lead. If the external clock frequency is out side the internal clock fre-

quency by +25%, -35% the external clock is ignored and the internal clock free

runs.

ENABLE programming input. See ENABLE for programming states. PRO-

GRAM has at least 20µA min. of available source current.

PWM enable input. If PROGRAM is HIGH then a LOW on ENABLE will

allow GATE1, GATE2 and GATE2B to switch. If PROGRAM is LOW then a

HIGH on ENABLE will allow GATE1, GATE2 and GATE2B to switch. If

ENABLE is left floating, it will pull up to a HIGH level. ENABLE has at least

100µA (min) of available source current.

7

Share Link: