D4564163G5 View Datasheet(PDF) - Elpida Memory, Inc

Part Name

Description

View to exact match

D4564163G5

64M-bit Synchronous DRAM 4-bank, LVTTL

Elpida Memory, Inc 

µPD4564441, 4564841, 4564163

11.3 Write to Read Command Interval

Write command and Read command interval is also 1 cycle.

Only the write data before Read command will be written.

The data bus must be Hi-Z at least one cycle prior to the first DOUT.

Burst length = 4

T0

T1

T2

T3

T4

T5

T6

T7

T8

CLK

/CAS latency = 2

Command

DQ

Write A Read B

Hi-Z

DA1

QB1

QB2

QB3

QB4

/CAS latency = 3

Command

DQ

Write A Read B

Hi-Z

DA1

QB1

QB2

QB3

QB4

Data Sheet E0149N10

29

Share Link: