ADUC812 View Datasheet(PDF) - Analog Devices
Part Name
Description
View to exact match
ADUC812 Datasheet PDF : 60 Pages
| |||
ADuC812
ADCCON2—(ADC Control SFR #2)
The ADCCON2 register controls ADC channel selection and conversion modes as detailed below.
SFR Address
D8H
SFR Power-On Default Value 00H
ADCI
DMA
CCONV
SCONV
CS3
CS2
CS1
CS0
Location
Name
ADCCON2.7 ADCI
ADCCON2.6 DMA
ADCCON2.5 CCONV
ADCCON2.4 SCONV
ADCCON2.3 CS3
ADCCON2.2 CS2
ADCCON2.1 CS1
ADCCON2.0 CS0
Table IV. ADCCON2 SFR Bit Designations
Description
The ADC interrupt bit (ADCI) is set by hardware at the end of a single ADC conversion cycle or at the
end of a DMA block conversion. ADCI is cleared by hardware when the PC vectors to the ADC Interrupt
Service Routine.
The DMA mode enable bit (DMA) is set by the user to enable a preconfigured ADC DMA mode operation.
A more detailed description of this mode is given in the ADC DMA Mode section.
The continuous conversion bit (CCONV) is set by the user to initiate the ADC into a continuous mode
of conversion. In this mode, the ADC starts converting based on the timing and channel configuration
already set up in the ADCCON SFRs; the ADC automatically starts another conversion once a previous
conversion has completed.
The single conversion bit (SCONV) is set to initiate a single conversion cycle. The SCONV bit is
automatically reset to “0” on completion of the single conversion cycle.
The channel selection bits (CS3–0) allow the user to program the ADC channel selection under
software control. When a conversion is initiated, the channel converted will be the one pointed to by
these channel selection bits. In DMA mode, the channel selection is derived from the channel ID
written to the external memory.
CS3 CS2 CS1 CS0 CH#
00000
00011
00102
00113
01004
01015
01106
01117
1 0 0 0 Temp Sensor
1 1 1 1 DMA STOP
All other combinations reserved.
ADCCON3—(ADC Control SFR #3)
The ADCCON3 register gives user software an indication of ADC busy status.
SFR Address
F5H
SFR Power-On Default Value 00H
BUSY
RSVD
RSVD
RSVD
RSVD
RSVD
RSVD
RSVD
Table V. ADCCON3 SFR Bit Designations
Bit Location Bit Status Description
ADCCON3.7 BUSY
ADCCON3.6 RSVD
ADCCON3.5 RSVD
ADCCON3.4 RSVD
ADCCON3.3 RSVD
ADCCON3.2 RSVD
ADCCON3.1 RSVD
ADCCON3.0 RSVD
The ADC busy status bit (BUSY) is a read-only status bit that is set during a valid ADC conversion
or calibration cycle. BUSY is automatically cleared by the core at the end of conversion or calibration.
ADCCON3.0–3.6 are reserved (RSVD) for internal use. These bits will read as “0” and should only
be written as “0” by user software.
–14–
REV. E
Share Link: 