V4374128C24VSG-10PC HTML VIEW PDF DOWNLOAD

V4374128C24VSG-10PC View Datasheet(PDF) - Mosel Vitelic Corporation

Part Name

Description

View to exact match

V4374128C24VSG-10PC

1GB 168-PIN REGISTERED PLL ECC SDRAM DIMM 3.3 VOLT 128M x 72

Mosel Vitelic Corporation

V4374128C24VSG-10PC Datasheet PDF : 13 Pages

1 2 3 4 5 6 7 8 9 10 Next Last

MOSEL VITELIC

V4374128C24V

Serial Presence Detect Information

A serial presence detect storage device –

E2PROM – is assembled onto the module. Informa-

tion about the module configuration, speed, etc. is

SPD-Table:

written into the E2PROM device during module pro-

duction using a serial presence detect protocol (I2C

synchronous 2-wire bus)

Byte Num-

ber

Function Described

SPD Entry Value

Number of SPD bytes

128

Total bytes in Serial PD

256

Memory Type

SDRAM

Number of Row Addresses (without BS bits)

Number of Column Addresses (for x8

SDRAM)

Number of DIMM Banks

Module Data Width

Module Data Width (continued)

Module Interface Levels

LVTTL

SDRAM Cycle Time at CL=3

7.5 ns/10.0 ns

SDRAM Access Time from Clock at CL=3

5.4 ns/6.0 ns

Dimm Config (Error Det/Corr.)

ECC

Refresh Rate/Type

Self-Refresh, 7.8µs

SDRAM width, Primary

Error Checking SDRAM Data Width

n/a / x4

Minimum Clock Delay from Back to Back

Random Column Address

tccd = 1 CLK

Burst Length Supported

1, 2, 4, 8

Number of SDRAM Banks

Supported CAS Latencies

CL =2, 3

CS Latencies

CS Latency = 0

WE Latencies

WL = 0

SDRAM DIMM Module Attributes

Registered/Buffered

SDRAM Device Attributes: General

Vcc tol ± 10%

Minimum Clock Cycle Time at CAS Latency

7.5 ns/10.0 ns

Maximum Data Access Time from Clock for

5.4 ns/6.0 ns

CL = 2

Minimum Clock Cycle Time at CL = 1

Not Supported

Maximum Data Access Time from Clock at

Not Supported

CL = 1

Minimum Row Precharge Time

15 ns/20 ns

-75PC

Hex Value

-75

-10PC

V4374128C24V Rev. 1.1 January 2002

Share Link: