07XSC200 View Datasheet(PDF) - Freescale Semiconductor
Part Name
Description
View to exact match
07XSC200 Datasheet PDF : 51 Pages
| |||
Table 4. Dynamic Electrical Characteristics (continued)
Characteristics noted under conditions 6.0 V VPWR 20 V, 3.0 V VDD 5.5 V, - 40 C TA 125 C, GND = 0 V unless
otherwise noted. Typical values noted reflect the approximate parameter means at TA = 25 °C under nominal conditions unless
otherwise noted.
Characteristic
Symbol
Min
Typ
Max
Unit
PWM MODULE TIMING
Input PWM Clock Range on CLOCK
Input PWM Clock Low Frequency Detection Range on CLOCK(33)
Input PWM Clock High Frequency Detection Range on CLOCK(33)
Output PWM Frequency Range using external clock on CLOCK(32)
Output PWM Frequency Accuracy using Calibrated Oscillator(32)
fCLOCK
7.68
–
30.72
kHz
fCLOCK(LOW)
1.0
2.0
4.0
kHz
fCLOCK(HIGH)
100
–
400
kHz
fPWM
31.25
–
781
Hz
AFPWM(CAL)
-10
–
+10
%
Default Output PWM Frequency using Internal Oscillator
fPWM(0)
84
120
156
Hz
CSB Calibration Low Minimum Time Detection Range
t CSB(MIN)
14
20
26
s
CSB Calibration Low Maximum Tine Detection Range
t CSB(MAX)
140
200
260
s
Output PWM Duty Cycle Range for fPWM = 1.0 kHz for high speed slew rate(33) RPWM_1k
10
–
94
%
Output PWM Duty Cycle Range for fPWM = 400 Hz(33)
RPWM_400
6.0
–
98
%
Output PWM Duty Cycle Range for fPWM = 200 Hz(33)
RPWM_200
5.0
–
98
%
INPUT TIMING
Direct Input Toggle Time-out
AUTO-RETRY TIMING
tIN
175
250
325
ms
Auto-retry Period
tAUTO
105
150
195
ms
TEMPERATURE ON THE GND FLAG
Thermal Prewarning Detection(34)
Analog Temperature Feedback at TA = 25 °C with RCSNS = 2.5 k
Analog Temperature Feedback Derating with RCSNS = 2.5 k(35)
TOTWAR
TFEED
DTFEED
110
1.15
-3.5
125
1.20
-3.7
140
°C
1.25
V
-3.9
mV/°C
Notes
32. Clock Fail detector available for PWM_en bit is set to logic [1] and CLOCK_sel is set to logic [0].
33. The PWM ratio is measured at VHS = 50% of VPWR and for the default SR value. It is possible to put the device fully-on (PWM duty cycle
100%) and fully-off (duty cycle 0%). For values outside this range, a calibration is needed between the PWM duty cycle programming
and the PWM on the output with RL = 5.0 resistive load.
34. Typical value guaranteed per design.
35. Value guaranteed per statistical analysis.
Analog Integrated Circuit Device Data
Freescale Semiconductor
07XSC200
17
Share Link: 