datasheetbank_Logo
Integrated circuits, Transistor, Semiconductors Search and Datasheet PDF Download Site

IDT72265LA View Datasheet(PDF) - Integrated Device Technology

Part Name
Description
View to exact match
IDT72265LA
IDT
Integrated Device Technology IDT
IDT72265LA Datasheet PDF : 27 Pages
1 2 3 4 5 6 7 8 9 10 Next Last
IDT72255LA/72265LA SUPERSYNC FIFO™
8,192 x 18, 16,384 x 18
COMMERCIAL AND INDUSTRIAL TEMPERATURE RANGE
Relevant timing diagrams for FWFT mode can be found in
Figure 9, 10 and 12.
PROGRAMMING FLAG OFFSETS
Full and Empty Flag offset values are user programmable.
The IDT72255LA/72265LA has internal registers for these
offsets. Default settings are stated in the footnotes of Table 1
and Table 2. Offset values can be programmed into the FIFO
in one of two ways; serial or parallel loading method. The
selection of the loading method is done using the LD (Load)
pin. During Master Reset, the state of the LD input determines
whether serial or parallel flag offset programming is enabled.
A HIGH on LD during Master Reset selects serial loading of
offset values and in addition, sets a default PAE offset value
of 3FFH (a threshold 1,023 words from the empty boundary),
and a default PAF offset value of 3FFH (a threshold 1,023
words from the full boundary). A LOW on LD during Master
Reset selects parallel loading of offset values, and in addition,
sets a default PAE offset value of 07FH (a threshold 127 words
from the empty boundary), and a default PAF offset value of
07FH (a threshold 127 words from the full boundary). See
Figure 3, Offset Register Location and Default Values.
In addition to loading offset values into the FIFO, it also
possible to read the current offset values. It is only possible to
read offset values via parallel read.
Figure 4, Programmable Flag Offset Programming Se-
quence, summarizes the control pins and sequence for both
serial and parallel programming modes. For a more detailed
description, see discussion that follows.
The offset registers may be programmed (and repro-
grammed) any time after Master Reset, regardless of whether
serial or parallel programming has been selected.
TABLE I –– STATUS FLAGS FOR IDT STANDARD MODE
72255LA
72265LA
0
0
H HH L L
Number of
Words in
FIFO
1 to n (1)
(n+1) to 4,096
4,097 to (8,192-(m+1))
(8,192-m) (2) to 8,191
8,192
1 to n (1)
(n+1) to 8,192
8,193 to (16,384-(m+1))
(16,384-m)(2) to 16,383
16,384
H HH L H
H HHH H
H HL H H
H LL H H
L LL H H
NOTES:
1. n = Empty Offset, Default Values: n = 127 when parallel offset loading is selected or n = 1,023 when serial offset loading is selected.
2. m = Full Offset, Default Values: m = 127 when parallel offset loading is selected or m = 1,023 when serial offset loading is selected.
TABLE II –– STATUS FLAGS FOR FWFT MODE
72255LA
72265LA
Number of
Words in
FIFO (1)
0
1 to n+1(1)
(n+2) to 4,097
4,098 to (8,193-(m+1)) (2)
(8,193-m) to 8,192
8,193
0
1 to n+1(1)
(n+2) to 8,193
8,194 to (16,385-(m+1)) (2)
(16,385-m) to 16,384
16,385
L HH LH
L HH L L
L HH H L
L HL H L
LLL HL
HL L H L
NOTES:
4670 drw 05
1. n = Empty Offset, Default Values: n = 127 when parallel offset loading is selected or n = 1,023 when serial offset loading is selected.
2. m = Full Offset, Default Values: m = 127 when parallel offset loading is selected or m = 1,023 when serial offset loading is selected.
8

Share Link: 

datasheetbank.com [ Privacy Policy ] [ Request Datasheet ] [ Contact Us ]