datasheetbank_Logo
Integrated circuits, Transistor, Semiconductors Search and Datasheet PDF Download Site

IDT72265LA View Datasheet(PDF) - Integrated Device Technology

Part Name
Description
View to exact match
IDT72265LA
IDT
Integrated Device Technology IDT
IDT72265LA Datasheet PDF : 27 Pages
1 2 3 4 5 6 7 8 9 10 Next Last
IDT72255LA/72265LA SUPERSYNC FIFO™
8,192 x 18, 16,384 x 18
COMMERCIAL AND INDUSTRIAL TEMPERATURE RANGE
AC ELECTRICAL CHARACTERISTICS(1)
(Commercial: VCC = 5V ± 10%, TA = 0°C to +70°C; Industrial: VCC = 5V ± 10%, TA = –40°C to +85°C )
Commercial
IDT72255LA10
IDT72265LA10
Com’l & Ind’l(1)
IDT72255LA15
IDT72255LA20
IDT72265LA15
IDT72265LA20
Symbol
Parameter
Min.
Max.
Min.
Max.
Min.
Max.
fS
Clock Cycle Frequency
100
66.7
50
tA
Data Access Time
2
8
2
10
2
12
tCLK
Clock Cycle Time
10
15
20
tCLKH
Clock High Time
4.5
6
8
tCLKL
Clock Low Time
4.5
6
8
tDS
Data Setup Time
3
4
5
tDH
Data Hold Time
0
1
1
tENS
Enable Setup Time
3
4
5
tENH
Enable Hold Time
0
1
1
tLDS
Load Setup Time
3
4
5
tLDH
Load Hold Time
0
1
1
tRS
Reset Pulse Width(3)
10
15
20
tRSS
Reset Setup Time
10
15
20
tRSR
Reset Recovery Time
10
15
20
tRSF
Reset to Flag and Output Time
10
15
20
tFWFT
Mode Select Time
0
0
0
tRTS
Retransmit Setup Time
3
4
5
tOLZ
Output Enable to Output in Low Z(4)
0
0
0
tOE
Output Enable to Output Valid
2
6
3
8
3
10
tOHZ
Output Enable to Output in High Z(4)
tWFF
Write Clock to FF or IR
tREF
Read Clock to EF or OR
tPAF
Write Clock to PAF
tPAE
Read Clock to PAE
tHF
Clock to HF
2
6
3
8
3
10
8
10
12
8
10
12
8
10
12
8
10
12
16
20
22
tSKEW1 Skew time between RCLK and WCLK
5
6
10
for FF/IR
tSKEW2 Skew time between RCLK and WCLK
12
15
20
for PAE and PAF
tSKEW3 Skew time between RCLK and WCLK
60
60
60
for EF/OR
NOTES:
1. All AC timings apply to both Standard IDT mode and First Word Fall Through mode.
2. Industrial temperature range product for 15ns and 20ns speed grade are available as a
standard device.
3. Pulse widths less than minimum values are not allowed.
4. Values guaranteed by design, not currently tested.
5V
1.1K
Unit
MHz
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
AC TEST CONDITIONS
Input Pulse Levels
Input Rise/Fall Times
Input Timing Reference Levels
Output Reference Levels
Output Load
GND to 3.0V
3ns
1.5V
1.5V
See Figure 1
D.U.T.
680
30pF*
4670 drw 04
Figure 2. Output Load
* Includes jig and scope capacitances.
6

Share Link: 

datasheetbank.com [ Privacy Policy ] [ Request Datasheet ] [ Contact Us ]