M27V405 View Datasheet(PDF) - STMicroelectronics
Part Name
Description
View to exact match
M27V405 Datasheet PDF : 13 Pages
| |||
Table 3. Operating Modes
Mode
E
Read
VIL
Output Disable
VIL
Program
VIL Pulse
Verify
VIH
Program Inhibit
VIH
Standby
VIH
Electronic Signature
VIL
Note: X = VIH or VIL, VID = 12V ± 0.5V.
Table 4. Electronic Signature
Identifier
A0
Q7
Q6
Manufacturer’s Code
VIL
0
0
Device Code
VIH
1
0
G
VIL
VIH
VIH
VIL
VIH
X
VIL
Q5
Q4
1
0
1
1
M27V405
A9
VPP
Q0-Q7
X
VCC or VSS
Data Out
X
VCC or VSS
Hi-Z
X
VPP
Data In
X
VPP
Data Out
X
VPP
Hi-Z
X
VCC or VSS
Hi-Z
VID
VCC
Codes
Q3
Q2
Q1
Q0 Hex Data
0
0
0
0
20h
0
1
0
0
B4h
The M27V405 is pin compatible with the industry
standard 4 Mbit, single voltage Flash Memory. It
can be considered as a Flash Low Cost solution
for production quantities.
The M27V405 can also be operated as a standard
4 Mbit OTP EPROM (similar to M27C405) with a
5V power supply. The M27V405 is offered in
PLCC32 and TSOP32 (12 x 20 mm) packages.
DEVICE OPERATION
The modes of operations of the M27V405 are list-
ed in the Operating Modes table. A single power
supply is required in the read mode. All inputs are
TTL levels except for Vpp and 12V on A9 for Elec-
tronic Signature.
Read Mode
The M27V405 has two control functions, both of
which must be logically active in order to obtain
data at the outputs. Chip Enable (E) is the power
control and should be used for device selection.
Output Enable (G) is the output control and should
be used to gate data to the output pins, indepen-
dent of device selection. Assuming that the ad-
dresses are stable, the address access time
(tAVQV) is equal to the delay from E to output
(tELQV). Data is available at the output after a delay
of tGLQV from the falling edge of G, assuming that
E has been low and the addresses have been sta-
ble for at least tAVQV-tGLQV.
Standby Mode
The M27V405 has a standby mode which reduces
the active current from 15mA to 20µA with low volt-
age operation VCC ≤ 3.6V , see Read Mode DC
Characteristics Table for details. The M27V405 is
placed in the standby mode by applying a CMOS
high signal to the E input. When in the standby
mode, the outputs are in a high impedance state,
independent of the G input.
3/13
Share Link: 