datasheetbank_Logo
Integrated circuits, Transistor, Semiconductors Search and Datasheet PDF Download Site

CY7C008V View Datasheet(PDF) - Cypress Semiconductor

Part Name
Description
View to exact match
CY7C008V
Cypress
Cypress Semiconductor Cypress
CY7C008V Datasheet PDF : 18 Pages
1 2 3 4 5 6 7 8 9 10 Next Last
CY7C008V/009V
CY7C018V/019V
Functional Description
The CY7C008V/009V and CY7018V/019V are low-power
CMOS 64K, 128K x 8/9 dual-port static RAMs. Various
arbitration schemes are included on the devices to handle
situations when multiple processors access the same piece of
data. Two ports are provided permitting independent,
asynchronous access for reads and writes to any location in
memory. The devices can be utilized as standalone 8/9-bit
dual-port static RAMs or multiple devices can be combined in
order to function as a 16/18-bit or wider master/slave dual-port
static RAM. An M/S pin is provided for implementing 16/18-bit
or wider memory applications without the need for separate
master and slave devices or additional discrete logic. Appli-
cation areas include interprocessor/multiprocessor designs,
communications status buffering, and dual-port
video/graphics memory.
Each port has independent control pins: chip enable (CE),
read or write enable (R/W), and output enable (OE). Two flags
are provided on each port (BUSY and INT). BUSY signals that
the port is trying to access the same location currently being
accessed by the other port. The interrupt flag (INT) permits
communication between ports or systems by means of a mail
box. The semaphores are used to pass a flag, or token, from
one port to the other to indicate that a shared resource is in
use. The semaphore logic is comprised of eight shared
latches. Only one side can control the latch (semaphore) at
any time. Control of a semaphore indicates that a shared
resource is in use. An automatic power-down feature is
controlled independently on each port by a chip select (CE)
pin.
The CY7C008V/009V and CY7018V/019V are available in
100-pin Thin Quad Plastic Flatpacks (TQFP).
Pin Configurations
100-Pin TQFP
(Top View)
NC
NC
A7L
A8L
A9L
A10L
A11L
A12L
A13L
A14L
A15L
[4] A16L
VCC
NC
NC
NC
NC
CE0L
CE1L
SEML
R/WL
OEL
GND
NC
NC
100 99 98 97 96 95 94 93 92 91 90 89 88 87 86 85 84 83 82 81 80 79 78 77 76
1
75
2
74
3
73
4
72
5
71
6
70
7
69
8
68
9
67
10
66
11
65
12
CY7C009V (128K x 8)
64
13
63
14
CY7C008V (64K x 8)
62
15
61
16
60
17
59
18
58
19
57
20
56
21
55
22
54
23
53
24
52
25
51
26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50
NC
NC
A7R
A8R
A9R
A10R
A11R
A12R
A13R
A14R
A15R
A16R [4]
GND
NC
NC
NC
NC
CE0R
CE1R
SEMR
R/WR
OER
GND
GND
NC
Note:
4. This pin is NC for CY7C008V.
Document #: 38-06044 Rev. *C
Page 2 of 18

Share Link: 

datasheetbank.com [ Privacy Policy ] [ Request Datasheet ] [ Contact Us ]