AD73460(Rev0) View Datasheet(PDF) - Analog Devices
Part Name
Description
View to exact match
AD73460 Datasheet PDF : 32 Pages
| |||
AD73460
SPECIFICATIONS (AVDD = 3.0 V to 3.6 V; DVDD = 3.0 V to 3.6 V; DGND = AGND = 0 V, fMCLK = 16.384 MHz, fSAMP = 64 kHz;
TA = TMIN to TMAX, unless otherwise noted.)
Parameter
Test Conditions
Min
Typ Max Unit
DSP SECTION
VIH Hi-Level Input Voltage1, 2
@ VDD = max
2.0
V
VIH Hi-Level CLKIN Voltage
@ VDD = max
2.2
V
VIL Lo-Level Input Voltage1, 3
VOH Hi-Level Output Voltage1, 4, 5
@ VDD = min
@ VDD = min, IOH = –0.5 mA
0.8
V
2.4
V
VOL Lo-Level Output Voltage1, 4, 5
IIH Hi-Level Input Current3
IIL Lo-Level Input Current3
IOZH Three-State Leakage Current7
IOZL Three-State Leakage Current7
IDD Supply Current (Idle)9
@ VDD = min, IOH = –100 µA6
@ VDD = min, IOL = 2 mA
@ VDD = max, VIN = VDD max
@ VDD = max, VIN = 0 V
@ VDD = max, VIN = VDD max8
@ VDD = max, VIN = 0 V8
@ VDD = 3.3 V
tCK = 19 ns10
VDD–0.3
V
0.4
V
10
µA
10
µA
10
µA
10
µA
14
mA
tCK = 25 ns10
tCK = 30 ns10
12
mA
10
mA
IDD Supply Current (Dynamic)11
@ VDD = 3.3 V, TAMB = 25°C
tCK = 19 ns10
tCK = 25 ns10
54
mA
43
mA
CI Input Pin Capacitance3, 6, 12
CO Output Pin Capacitance6, 7, 12, 13
tCK = 30 ns10
@ VIN = 2.5 V, fIN = 1.0 MHz, TAMB = 25°C
@ VIN = 2.5 V, fIN = 1.0 MHz, TAMB = 25°C
37
mA
8
pF
8
pF
NOTES
1Bidirectional pins: D0–D23, RFS0, RFS1, SCLK0, SCLK1, TFS0, TFS1, A1–A13, PF0–PF7.
2Input only pins: RESET, BR, DR0, DR1, PWD.
3Input only pins: CLKIN, RESET, BR, DR0, DR1, PWD.
4Output pins: BG, PMS, DMS, BMS, IOMS, CMS, RD, WR, PWDACK, A0, DT0, DT1, CLKOUT, FL2–0, BGH.
5Although specified for TTL outputs, all AD73460 outputs are CMOS-compatible and will drive to V DD and GND, assuming no dc loads.
6Guaranteed but not tested.
7Three-statable pins: A0–A13, D0–D23, PMS, DMS, BMS, IOMS, CMS, RD, WR, DT0, DT1, SCLK0, SCLK1, TFS0, TFS1, RFS0, RFS1, PF0–PF7.
80 V on BR.
9Idle refers to AD73460 state of operation during execution of IDLE instruction. Deasserted pins are driven to either V DD or GND.
10VIN = 0 V and 3 V. For typical figures for supply currents, refer to Power Dissipation section.
11IDD measurement taken with all instructions executing from internal memory. 50% of the instructions are multifunction (Types 1, 4, 5, 12, 13, 14), 30% are Type 2
and Type 6, and 20% are idle instructions.
12Applies to PBGA package type.
13Output pin capacitance is the capacitive load for any three-stated output pin.
Specifications subject to change without notice.
REV. 0
–5–
Share Link: 