datasheetbank_Logo
数据手册搜索引擎和 Datasheet免费下载 PDF
HOME  >>>  QuickLogic Corporation  >>> QL3060 PDF

QL3060(RevB) 数据手册 ( 数据表 ) - QuickLogic Corporation

QL3012-0PQ208M image

零件编号
QL3060

Other PDF
  lastest PDF  

PDF
DOWNLOAD     

page
14 Pages

File Size
219.4 kB

生产厂家
QuickLogic
QuickLogic Corporation 

PRODUCT SUMMARY
The pASIC 3 FPGA family features up to 60,000 usable PLD gates. pASIC 3 FPGAs are fabricated on a 0.35mm four-layer metal process using QuickLogic’s patented ViaLink technology to provide a unique combination of high performance, high density, low cost, and extreme ease-of-use.

DEVICE HIGHLIGHTS
High Performance and High Density
■ 60,000 Usable PLD Gates with 316 I/Os
■ 16-bit counter speeds over 300 MHZ, data path speeds over 400 MHz
■ 0.35um four-layer metal non-volatile CMOS process for smallest die sizes

Easy to Use/Fast Development Cycles
■ 100% routable with 100% utilization and complete pin-out stability
■ Variable-grain logic cells provide high performance and 100% utilization
■ Comprehensive design tools include high quality Verilog/VHDL synthesis

Advanced I/O Capabilities
■ Interfaces with both 3.3 volt and 5.0 volt devices
■ PCI compliant with 3.3V and 5.0V buses for -1/-2 speed grades
■ Full JTAG boundary scan
■ Registered I/O cells with individually controlled clocks and output enables

Total of 180 I/O pins
■ 308 bidirectional input/output pins, PCI-compliant for 5.0 volt and 3.3 volt buses for -1/-2 speed grades
■ 8 high-drive input/distributed network pins

Eight Low-Skew Distributed Networks
■ Two array clock/control networks available to the logic cell flip-flop clock, set and reset inputs - each driven by an input-only pin
■ Up to six global clock/control networks available to the logic cell F1, clock, set and reset inputs and the input and I/O register clock, reset and enable inputs as well as the output enable control - each driven by an input-only or I/O pin, or any logic cell output or I/O cell feedback

High Performance
■ Input + logic cell + output total delays under 6 ns
■ Data path speeds exceeding 400 MHz
■ Counter speeds over 300 MHz

Page Link's: 1  2  3  4  5  6  7  8  9  10  More Pages 

零件编号
产品描述 (功能)
视图
生产厂家
PLD Gate pASIC3 FPGA Combining High Performance and High Density
PDF
Unspecified
12,000 Usable PLD Gate pASIC 3 FPGA Combining High Performance and High Density
PDF
QuickLogic Corporation
12,000 Usable PLD Gate pASIC 3 FPGA Combining High Performance and High Density ( Rev : 2002 )
PDF
QuickLogic Corporation
12,000 Usable PLD Gate pASIC®3 FPGA Combining High Performance and High Density ( Rev : 1999 )
PDF
QuickLogic Corporation
36,000 usable PLD gate QuickRAM ESP combining performance, density and embedded RAM.
PDF
QuickLogic Corporation
90,000 Usable PLD Gate QuickRAM Combining Performance, Density and Embedded RAM
PDF
Unspecified
90,000 Usable PLD Gate QuickRAM Combining Performance, Density and Embedded RAM
PDF
QuickLogic Corporation
8,000 Usable PLD Gate QuickRAM ESP Combining Performance, Density and Embedded RAM
PDF
QuickLogic Corporation
9,000 Usable PLD Gate QuickRAM ESP Combining Performance, Density and Embedded RAM ( Rev : 2003 )
PDF
QuickLogic Corporation
16,000 Usable PLD Gate QuickRAM ESP Combining Performance, Density and Embedded RAM
PDF
Unspecified

Share Link: GO URL

All Rights Reserved© datasheetbank.com  [ Privacy Policy ] [ Request Datasheet ] [ Contact Us ]