datasheetbank_Logo
数据手册搜索引擎和 Datasheet免费下载 PDF
HOME  >>>  Fairchild Semiconductor  >>> MM74C73N PDF

MM74C73N 数据手册 ( 数据表 ) - Fairchild Semiconductor

MM74C73 image

零件编号
MM74C73N

Other PDF
  no available.

PDF
DOWNLOAD     

page
6 Pages

File Size
60.5 kB

生产厂家
Fairchild
Fairchild Semiconductor 

General Description
The MM74C73 dual J-K flip-flops are monolithic complementary MOS (CMOS) integrated circuits constructed with N- and P-channel enhancement transistors. Each flip-flop has independent J, K, clock and clear inputs and Q and Q outputs. This flip-flop is edge sensitive to the clock input and change state on the negative going transition of the clock pulse. Clear or preset is independent of the clock and is accomplished by a low level on the respective input.


FEATUREs
■ Supply voltage range: 3V to 15V
■ Tenth power TTL compatible: Drive 2 LPTTL loads
■ High noise immunity: 0.45 VCC (typ.)
■ Low power: 50 nW (typ.)
■ Medium speed operation: 10 MHz (typ.)


APPLICATIONs
• Automotive
• Data terminals
• Instrumentation
• Medical electronics
• Alarm systems
• Industrial electronics
• Remote metering
• Computers

Page Link's: 1  2  3  4  5  6 

零件编号
产品描述 (功能)
视图
生产厂家
Dual J-K Flip-Flops with Preset and Clear
PDF
Fairchild Semiconductor
Dual J-K Flip-Flops (with Preset and Clear)
PDF
Hitachi -> Renesas Electronics
Dual J-K Flip-Flops (with Preset and Clear)
PDF
Hitachi -> Renesas Electronics
Dual J-K Flip-Flops (with Preset and Clear)
PDF
Renesas Electronics
DUAL J-K FLIP-FLOPS WITH PRESET AND CLEAR
PDF
ON Semiconductor
Dual J-K Flip-Flops with Preset and Clear ( Rev : 2007 )
PDF
Fairchild Semiconductor
Dual J-K Flip-Flops with Clear and Preset
PDF
Fairchild Semiconductor
Dual J-K Flip-Flops (with Preset and Clear)
PDF
Renesas Electronics
Dual J-K Flip-Flops (with Preset)
PDF
Renesas Electronics
Low Voltage Dual J-K Flip-Flops with Preset and Clear
PDF
Fairchild Semiconductor

Share Link: GO URL

All Rights Reserved© datasheetbank.com  [ Privacy Policy ] [ Request Datasheet ] [ Contact Us ]