datasheetbank_Logo
数据手册搜索引擎和 Datasheet免费下载 PDF
HOME  >>>  Integrated Circuit Systems  >>> ICS8705BYLF PDF

ICS8705BYLF 数据手册 ( 数据表 ) - Integrated Circuit Systems

ICS8705 image

零件编号
ICS8705BYLF

Other PDF
  no available.

PDF
DOWNLOAD     

page
17 Pages

File Size
281.8 kB

生产厂家
ICST
Integrated Circuit Systems 

GENERALDESCRIPTION
The ICS8705 is a highly versatile 1:8 Differen tial-to-LVCMOS/LVTTL Clock Generator and a member of the HiPerClockS™ family  of  High  Per formance Clock Solutions from ICS. The ICS8705 has two selectable clock inputs. The CLK1, nCLK1 pair can accept most standard differential input levels. The single ended CLK0 input accepts LVCMOS or LVTTL input levels.The ICS8705 has a fully integrated PLL and can be configured as zero delay buffer, multiplier or divider and has an input and output frequency range of 15.625MHz to 250MHz.


FEATURES
• 8 LVCMOS/LVTTL outputs, 7Ωtypical output impedance
• Selectable CLK1, nCLK1 or LVCMOS/LVTTL clock inputs
• CLK1, nCLK1 pair can accept the following differential input levels: LVPECL, LVDS, LVHSTL, HCSL, SSTL
• CLK0 input accepts LVCMOS or LVTTL input levels
• Output frequency range: 15.625MHz to 250MHz
• Input frequency range: 15.625MHz to 250MHz
• VCO range: 250MHz to 500MHz
• External feedback for “zero delay” clock regeneration with configurable frequencies
• Programmable dividers allow for the following output-to-input frequency ratios: 8:1, 4:1, 2:1, 1:1, 1:2, 1:4, 1:8
• Fully integrated PLL
• Cycle-to-cycle jitter: 45ps (maximum)
• Output skew: CLK0, 65ps (maximum)
                     CLK1, nCLK1, 55ps (maximum)
• Static Phase Offset: 25 ±125ps (maximum), CLK0
• Full 3.3V or 2.5V operating supply
• Lead-Free package available
• Industrial temperature information available upon request

Page Link's: 1  2  3  4  5  6  7  8  9  10  More Pages 

零件编号
产品描述 (功能)
视图
生产厂家
1:4, Differential-to-LVCMOS/LVTTL Zero Delay Clock Generator
PDF
Integrated Device Technology
1:4, DIFFERENTIAL-TO-LVCMOS/LVTTL ZERO DELAY CLOCK GENERATOR
PDF
Integrated Circuit Systems
3.3V / 2.5V 1:11 LVCMOS Zero Delay Clock Generator
PDF
Motorola => Freescale
LVTTL/LVCMOS to Differential LVPECL Translator ( Rev : 1999 )
PDF
ON Semiconductor
1:10 LVCMOS Zero Delay Clock Buffer
PDF
Motorola => Freescale
Translator, Dual LVTTL / LVCMOS to Differential LVPECL ( Rev : 2016 )
PDF
ON Semiconductor
1-TO-1 DIFFERENTIAL- TO-LVCMOS/LVTTL TRANSLATOR
PDF
Integrated Device Technology
3.3V LVTTL/LVCMOS to Differential LVPECL Translator ( Rev : 2004 )
PDF
ON Semiconductor
Dual LVTTL/LVCMOS to Differential LVPECL Translator
PDF
Motorola => Freescale
3.3V LVTTL/LVCMOS to Differential LVPECL Translator ( Rev : 2016 )
PDF
ON Semiconductor

Share Link: GO URL

All Rights Reserved© datasheetbank.com  [ Privacy Policy ] [ Request Datasheet ] [ Contact Us ]