CP707 数据手册 ( 数据表 ) - Central Semiconductor
生产厂家

Central Semiconductor
PROCESS DETAILS
Process EPITAXIAL PLANAR
Die Size 27 x 27 MILS
Die Thickness 9.0 MILS
Base Bonding Pad Area 5.3 x 3.8 MILS
Emitter Bonding Pad Area 5.3 x 6.5 MILS
Top Side Metalization Al - 30,000Å
Back Side Metalization Au - 18,000Å
PNP Small-Signal Darlington Transistor
Motorola => Freescale
Small Signal Transistor NPN - Darlington Transistor Chip
Central Semiconductor
Small Signal Transistor NPN - Silicon Darlington Transistor Chip ( Rev : 2002 )
Central Semiconductor
Small Signal Transistor NPN- Silicon Darlington Transistor Chip
Central Semiconductor
Small Signal Transistor NPN - Silicon Darlington Transistor Chip
Central Semiconductor
Small Signal Transistor NPN - Silicon Darlington Transistor Chip
Central Semiconductor
Small Signal Transistor NPN - High Voltage Darlington Transistor Chip
Central Semiconductor
Small Signal Transistor NPN- High Voltage Darlington Transistor Chip
Central Semiconductor
NPN Small-Signal Darlington Transistor ( Rev : 2012 )
ON Semiconductor
Small Signal Transistor PNP- Saturated Switch Transistor Chip
Central Semiconductor Corp