CP310 数据手册 ( 数据表 ) - Central Semiconductor
生产厂家

Central Semiconductor
PROCESS DETAILS
Process EPITAXIAL PLANAR
Die Size 26 x 26 MILS
Die Thickness 9.0 MILS
Base Bonding Pad Area 6.1 x 4.9 MILS
Emitter Bonding Pad Area 5.2 x 5.2 MILS
Top Side Metalization Al - 30,000Å
Back Side Metalization Au - 18,000Å
Small Signal Transistor NPN - High Voltage Transistor Chip ( Rev : 2005 )
Central Semiconductor
Small Signal Transistor NPN - High Voltage Transistor Chip
Central Semiconductor
Small Signal Transistor NPN - High Voltage Transistor Chip
Central Semiconductor
Small Signal Transistor NPN - High Voltage Transistor Chip
Central Semiconductor
Small Signal Transistor NPN - High Voltage Darlington Transistor Chip
Central Semiconductor
Small Signal Transistor NPN- High Voltage Darlington Transistor Chip
Central Semiconductor
Small Signal Transistors NPN - High Voltage Transistor Chip
Central Semiconductor
Small Signal Transistors NPN - High Voltage Transistor Chip ( Rev : 2005 )
Central Semiconductor
Small Signal Transistor PNP - High Voltage Transistor Chip
Central Semiconductor
Small Signal Transistor PNP - High Voltage Transistor Chip
Central Semiconductor