零件编号
74VHCT125D
产品描述 (功能)
Other PDF
PDF
page
14 Pages
File Size
234.9 kB
生产厂家
Nexperia B.V. All rights reserved
HOME >>> Nexperia B.V. All rights reserved >>> 74VHCT125D PDF
74VHCT125D 数据手册 ( 数据表 ) - Nexperia B.V. All rights reserved
Nexperia B.V. All rights reserved
General description
The 74VHC125; 74VHCT125 are high-speed Si-gate CMOS devices and are pin compatible with Low-power Schottky TTL (LSTTL). They are specified in compliance with JEDEC standard JESD7-A.
Features and benefits
• Balanced propagation delays
• All inputs have a Schmitt-trigger action
• Inputs accepts voltages higher than VCC
• Input levels:
• The 74VHC125 operates with CMOS logic levels
• The 74VHCT125 operates with TTL logic levels
• ESD protection:
• HBM JESD22-A114E exceeds 2000 V
• MM JESD22-A115-A exceeds 200 V
• CDM JESD22-C101C exceeds 1000 V
• Multiple package options
• Specified from -40 °C to +85 °C and from -40 °C to +125 °C
Share Link: 