datasheetbank_Logo
数据手册搜索引擎和 Datasheet免费下载 PDF
HOME  >>>  Nexperia B.V. All rights reserved  >>> 74LVC00ABQ-Q100 PDF

74LVC00ABQ-Q100(2013) 数据手册 ( 数据表 ) - Nexperia B.V. All rights reserved

74LVC00A-Q100 image

零件编号
74LVC00ABQ-Q100

产品描述 (功能)

Other PDF
  lastest PDF  

PDF
DOWNLOAD     

page
14 Pages

File Size
678.8 kB

生产厂家
NEXPERIA
Nexperia B.V. All rights reserved 

General description
   The 74LVC00A-Q100 provides four 2-input NAND gates.
   Schmitt trigger action at all inputs makes the circuit tolerant of slower input rise and fall times.
   Inputs can be driven from either 3.3 V or 5 V devices. This feature allows the use of these devices as translators in mixed 3.3 V and 5 V applications.

Features and benefits
◾ Automotive product qualification in accordance with AEC-Q100 (Grade 1)
   ✦ Specified from -40 °C to +85 °C and from -40 °C to +125 °C
◾ 5 V tolerant inputs for interfacing with 5 V logic
◾ Wide supply voltage range from 1.2 V to 3.6 V
◾ CMOS low power consumption
◾ Direct interface with TTL levels
◾ Complies with JEDEC standard:
   ✦ JESD8-7A (1.65 V to 1.95 V)
   ✦ JESD8-5A (2.3 V to 2.7 V)
   ✦ JESD8-C/JESD36 (2.7 V to 3.6 V)
◾ ESD protection:
   ✦ MIL-STD-883, method 3015 exceeds 2000 V
   ✦ HBM JESD22-A114F exceeds 2000 V
   ✦ MM JESD22-A115-A exceeds 200 V (C = 200 pF, R = 0 Ω)
◾ Multiple package options


Share Link: GO URL

All Rights Reserved© datasheetbank.com  [ Privacy Policy ] [ Request Datasheet ] [ Contact Us ]