Nexperia
6. Pinning information
6.1 Pinning
/9&*
$
%
9&&
*1'
<
DDE
Fig 4. Pin configuration SOT353-1 and SOT753
74LVC1G38
2-input NAND gate; open drain
/9&*
$
9&&
%
QF
*1'
<
DDE
7UDQVSDUHQWWRSYLHZ
Fig 5. Pin configuration SOT886
/9&*
$
%
9&&
QF
*1'
<
DDI
7UDQVSDUHQWWRSYLHZ
Fig 6. Pin configuration SOT891, SOT1115 and
SOT1202
/9&*
$
*1'
9&&
%
<
DDD
7UDQVSDUHQWWRSYLHZ
Fig 7. Pin configuration SOT1226 (X2SON5)
6.2 Pin description
Table 3.
Symbol
A
B
GND
Y
n.c.
VCC
Pin description
Pin
TSSOP5 and X2SON5
1
2
3
4
-
5
XSON6
1
2
3
4
5
6
Description
data input
data input
ground (0 V)
data output
not connected
supply voltage
74LVC1G38
Product data sheet
All information provided in this document is subject to legal disclaimers.
Rev. 8 — 7 December 2016
© Nexperia B.V. 2017. All rights reserved
3 of 19