Connection Diagram
Logic Diagram
Truth Table
Inputs
OE T/R
Outputs
L L Bus B0–B7 Data to Bus A0–A7
L H Bus A0–A7 Data to Bus B0–B7
H X HIGH Z State on A0–A7, B0–B7 (Note 2)
H = HIGH Voltage Level
L = LOW Voltage Level
X = Immaterial
Z = High Impedance
Note 2: Unused bus terminals during HIGH Z State must be held HIGH or
LOW.
www.fairchildsemi.com
2