LTC2159I 查看數據表（PDF） - Linear Technology
零件编号
产品描述 (功能)
生产厂家
LTC2159I Datasheet PDF : 32 Pages
| |||
LTC2159
power requirements The l denotes the specifications which apply over the full operating temperature
range, otherwise specifications are at TA = 25°C. (Note 9)
SYMBOL PARAMETER
CONDITIONS
MIN
TYP
MAX
UNITS
All Output Modes
PSLEEP
PNAP
PDIFFCLK
Sleep Mode Power
Nap Mode Power
Power Increase with Differential Encode Mode Enabled
(No Increase for Nap or Sleep Modes)
1
mW
10
mW
20
mW
Timing Characteristics The l denotes the specifications which apply over the full operating temperature
range, otherwise specifications are at TA = 25°C. (Note 5)
SYMBOL PARAMETER
CONDITIONS
MIN
TYP
MAX
UNITS
fS
Sampling Frequency
tL
ENC Low Time (Note 8)
(Note 10)
Duty Cycle Stabilizer Off
Duty Cycle Stabilizer On
l
1
20
MHz
l 20
25
500
ns
l
2
25
500
ns
tH
ENC High Time (Note 8)
Duty Cycle Stabilizer Off
Duty Cycle Stabilizer On
l 20
25
500
ns
l
2
25
500
ns
tAP
Sample-and-Hold Acquisition Delay Time
DIGITAL DATA OUTPUTS (CMOS MODES: FULL DATA RATE AND DOUBLE DATA RATE)
0
ns
tD
tC
tSKEW
ENC to Data Delay
ENC to CLKOUT Delay
DATA to CLKOUT Skew
Pipeline Latency
CL = 5pF (Note 8)
CL = 5pF (Note 8)
tD – tC (Note 8)
Full Data Rate Mode
Double Data Rate Mode
l 1.1
1.7
3.1
l
1
1.4
2.6
l
0
0.3
0.6
6
6.5
ns
ns
ns
Cycles
Cycles
DIGITAL DATA OUTPUTS (LVDS MODE)
tD
tC
tSKEW
ENC to Data Delay
ENC to CLKOUT Delay
DATA to CLKOUT Skew
Pipeline Latency
CL = 5pF (Note 8)
CL = 5pF (Note 8)
tD – tC (Note 8)
l 1.1
1.8
3.2
l
1
1.5
2.7
l
0
0.3
0.6
6.5
ns
ns
ns
Cycles
SPI PORT TIMING (Note 8)
tSCK
SCK Period
tS
CS to SCK Setup Time
tH
SCK to CS Setup Time
tDS
SDI Setup Time
tDH
SDI Hold Time
tDO
SCK Falling to SDO Valid
Write Mode
l 40
Readback Mode, CSDO = 20pF, RPULLUP = 2k l 250
l
5
l
5
l
5
l
5
Readback Mode, CSDO = 20pF, RPULLUP = 2k l
ns
ns
ns
ns
ns
ns
125
ns
2159f
7
Share Link: 