Nexperia
74HC30-Q100; 74HCT30-Q100
8-input NAND gate
13. Abbreviations
Table 10. Abbreviations
Acronym
Description
CMOS
Complementary Metal-Oxide Semiconductor
DUT
Device Under Test
ESD
ElectroStatic Discharge
HBM
Human Body Model
LSTTL
Low-power Schottky Transistor-Transistor Logic
MM
Machine Model
MIL
Military
TTL
Transistor-Transistor Logic
14. Revision history
Table 11. Revision history
Document ID
Release date
74HC_HCT30_Q100 v.1 20130130
Data sheet status
Product data sheet
Change notice
-
Supersedes
-
74HC_HCT30_Q100
Product data sheet
All information provided in this document is subject to legal disclaimers.
Rev. 1 — 30 January 2013
© Nexperia B.V. 2017. All rights reserved
11 of 14