M66312P/FP
Block Diagram
Parallel data outputs
Serial data
output
QA
QB
QC
QD
QE
QF
QG
QH
SQH VCC
15
1
2
3
4
5
6
7
9 16
0
CK
D
0
CK
D
0
CK
D
0
CK
D
0
CK
D
0
CK
D
0
CK
D
0
CK
D
1
1
1
1
1
1
1
1
CK
CK
CK
CK
CK
CK
CK
CK
DR DR DR DR DR DR DR DR
13 12 14
OE CKL A
Output Latch Serial
enable clock data
input input input
11
CKS
Shift
clock
input
10
R
Direct
reset
input
8
GND
Pin Arrangement
M66312P/FP
Parallel data
outputs
QB ← 1
QC ← 2
QD ← 3
QE ← 4
QF ← 5
QG ← 6
QH ← 7
GND 8
QC QB QA
QD
A
QE OE
QF CKL
QG CKS
QH SQH R
16 VCC
15 → QA
Parallel data output
14 ← A Serial data input
13 ← OE Output enable input
12 ← CKL Latch clock input
11 ← CKS Shift clock input
10 ← R Direct reset input
9 → SQH Serial data output
(Top view)
Outline: PRDP0016AA-A (16P4)
PRSP0016DE-A (16P2N-A)
REJ03F0178-0201 Rev.2.01 Mar 31, 2008
Page 2 of 8