TS68020VR1B/C120 查看數據表（PDF） - Atmel Corporation

零件编号

产品描述 (功能)

生产厂家

TS68020VR1B/C120

HCMOS 32-bit Virtual Memory Microprocessor

Atmel Corporation 

Figure 12. Drive Levels and Test Points for AC Specification

TS68020

Legend:

A) Maximum Output Delay Specification

B) Minimum Output Hold Time

C) Minimum Input Setup Time Specification

D) Minimum Input Hold Time Specification

E) Signal Valid to Signal Valid Specification (Maximum or Minimum)

F) Signal Valid to Signal Invalid Specification (Maximum or Minimum)

Notes:

1. This output timing is applicable to all parameters specified relative to the rising edge of the clock.

2. This out put timing is applicable to all parameters specified relative to the falling edge of the clock.

3. This input timing is applicable to all parameters specified relative to the falling edge of the clock.

4. This input timing is applicable to all parameters specified relative to the falling edge of the clock.

5. This timing is applicable to all parameters specified relative to the assertion/negation of another signal.

19

2115A–HIREL–07/02

Share Link: