datasheetbank_Logo
数据手册搜索引擎和 Datasheet免费下载 PDF

74HC4049D 查看數據表(PDF) - Philips Electronics

零件编号
产品描述 (功能)
生产厂家
74HC4049D
Philips
Philips Electronics 
74HC4049D Datasheet PDF : 7 Pages
1 2 3 4 5 6 7
Philips Semiconductors
Hex inverting high-to-low level shifter
Product specification
74HC4049
FEATURES
Output capability: standard
ICC category: SSI
GENERAL DESCRIPTION
The 74HC4049 is a high-speed Si-gate CMOS device and
is pin compatible with the “4049” of the “4000B” series. It
is specified in compliance with JEDEC standard no. 7A.
The 74HC4049 provides six inverting buffers with a
modified input protection structure, which has no diode
connected to VCC. Input voltages of up to 15 V may
therefore be used.
This feature enables the inverting buffers to be used as
logic level translators, which will convert high level logic to
low level logic, while operating from a low voltage power
supply. For example 15 V logic (“4000B series”) can be
converted down to 2 V logic.
The actual input switch level remains related to the VCC
and is the same as mentioned in the family characteristics.
At the same time each part can be used as a simple
inverter without level translation.
APPLICATIONS
Converting 15 V logic (“4000B” series) down to 2 V logic.
QUICK REFERENCE DATA
GND = 0 V; Tamb = 25 °C; tr = tf = 6 ns
SYMBOL
PARAMETER
CONDITIONS
tPHL/tPLH
CI
CPD
propagation delay nA to nY
input capacitance
CL = 15 pF; VCC = 5 V
power dissipation capacitance per buffer note 1
Note
1. CPD is used to determine the dynamic power dissipation (PD in µW):
PD = CPD × VCC2 × fi + (CL × VCC2 × fo) where:
fi = input frequency in MHz
fo = output frequency in MHz
CL = output load capacitance in pF
VCC = supply voltage in V
(CL × VCC2 × fo) = sum of outputs
TYPICAL
HC
8
3.5
14
UNIT
ns
pF
pF
ORDERING INFORMATION
See “74HC/HCT/HCU/HCMOS Logic Package Information”.
December 1990
2

Share Link: 

datasheetbank.com [ Privacy Policy ] [ Request Datasheet ] [ Contact Us ]