NXP Semiconductors
74LVCU04A
Hex unbuffered inverter
9,
W:
QHJDWLYH
SXOVH
90
9
WI
9,
SRVLWLYH
SXOVH
WU
90
9
W:
90
WU
WI
90
9&&
9,
38/6(
*(1(5$725
92
'87
57
&/
5/
DDI
Fig 9.
Test data is given in Table 8.
Definitions for test circuit:
RL = Load resistance.
CL = Load capacitance including jig and probe capacitance.
RT = Termination resistance should be equal to output impedance Zo of the pulse generator.
Test circuit for measuring switching times
Table 8. Test data
Supply voltage
1.2 V
1.65 V to 1.95 V
2.3 V to 2.7 V
2.7 V
3.0 V to 3.6 V
Input
VI
VCC
VCC
VCC
2.7 V
2.7 V
tr, tf
2 ns
2 ns
2 ns
2.5 ns
2.5 ns
Load
CL
30 pF
30 pF
30 pF
50 pF
50 pF
RL
1 k
1 k
500
500
500
74LVCU04A
Product data sheet
All information provided in this document is subject to legal disclaimers.
Rev. 8 — 18 December 2015
© NXP Semiconductors N.V. 2015. All rights reserved.
8 of 17