XRT83SL30
áç
SINGLE-CHANNEL T1/E1/J1 SH TRANSCEIVER WITH CLOCK RECOVERY AND JITTER ATTENUATOR
REV. P1.0.4
PRELIMINARY
TABLE 31: MICROPROCESSOR REGISTER #13 BIT DESCRIPTION .................................................................. 57
TABLE 32: MICROPROCESSOR REGISTER #14 BIT DESCRIPTION .................................................................. 58
TABLE 33: MICROPROCESSOR REGISTER #15 BIT DESCRIPTION .................................................................. 58
TABLE 34: MICROPROCESSOR REGISTER #16 BIT DESCRIPTION .................................................................. 59
TABLE 35: MICROPROCESSOR REGISTER #17 BIT DESCRIPTION .................................................................. 60
TABLE 36: MICROPROCESSOR REGISTER #18 BIT DESCRIPTION .................................................................. 61
ELECTRICAL CHARACTERISTICS ................................................................................................................... 63
TABLE 37: ABSOLUTE MAXIMUM RATINGS .................................................................................................. 63
TABLE 38: DC DIGITAL INPUT AND OUTPUT ELECTRICAL CHARACTERISTICS ............................................... 63
TABLE 39: XRT83SL30 POWER CONSUMPTION ........................................................................................ 64
TABLE 40: E1 RECEIVER ELECTRICAL CHARACTERISTICS ........................................................................... 65
TABLE 41: T1 RECEIVER ELECTRICAL CHARACTERISTICS ........................................................................... 66
TABLE 42: E1 TRANSMIT RETURN LOSS REQUIREMENT .............................................................................. 66
TABLE 43: E1 TRANSMITTER ELECTRICAL CHARACTERISTICS ..................................................................... 67
TABLE 44: T1 TRANSMITTER ELECTRICAL CHARACTERISTICS ..................................................................... 67
Figure 24. ITU G.703 Pulse Template .................................................................................................... 68
TABLE 45: TRANSMIT PULSE MASK SPECIFICATION .................................................................................... 68
Figure 25. DSX-1 Pulse Template (normalized amplitude) ................................................................. 69
TABLE 46: DSX1 INTERFACE ISOLATED PULSE MASK AND CORNER POINTS ............................................... 69
TABLE 47: AC ELECTRICAL CHARACTERISTICS .......................................................................................... 70
Figure 26. Transmit Clock and Input Data Timing ............................................................................... 70
Figure 27. Receive Clock and Output Data Timing ............................................................................. 71
PACKAGE DIMENSIONS ................................................................................................. 72
64 LEAD THIN QUAD FLAT PACK ............................................................................................. 72
(10 X 10 X 1.4 MM TQFP) ............................................................................................................. 72
REV. 3.00 ...................................................................................................................................... 72
ORDERING INFORMATION ............................................................................................. 73
REVISION HISTORY ..................................................................................................................................... 73
III