Target Specification
VSC8115
VITESSE
SEMICONDUCTOR CORPORATION
STS-12/STS-3 Multi Rate
Clock and Data Recovery Unit
DC Characteristics
Table 4: LVPECL Single-ended Inputs and Outputs
Parameters
Description
Min
Typ
Max
Units
Conditions
VIH
Input HIGH voltage VDD - 1.125 —
VDD - 0.5
V
Guaranteed Input HIGH
Voltage
VIL
Input LOW voltage
VDD - 2.0
—
VDD - 1.5
V
Guaranteed Input LOW
Voltage
IIH
Input HIGH current
-0.5
—
10
µA VIN = VDD - 0.5V
IIL
Input LOW current
-0.5
—
10
µA VIN = VDD - 2.0V
VOL
Output LOW voltage VDD - 2.0
—
VDD - 1.8
V 50Ω to (VDD - 2V)
VOH
Output HIGH voltage VDD - 1.25
—
VDD - 0.67
V 50Ω to (VDD - 2V)
Table 5: LVPECL Differential Inputs
Parameters
VIH
VIL
∆VIN
IIH
IIL
Description
Input HIGH
voltage
Input LOW
voltage
Differential
Input Voltage
Input HIGH
current
Input LOW
current
Min
VDD - 1.75
VDD - 2.0
250
-0.5
-0.5
Typ
Max
Units
Conditions
—
VDD - 0.45
—
VDD - 0.7
V
Guaranteed Input
HIGH Voltage
V
Guaranteed Input
LOW Voltage
—
—
mV —
—
10
µA ∆VIN = 0.5V
—
10
µA ∆VIN = 0.5V
G52272-0, Rev. 1.1
9/29/00
© VITESSE SEMICONDUCTOR CORPORATION
741 Calle Plano, Camarillo, CA 93012 • 805/388-3700 • FAX: 805/987-5896
Page 7