HSP43220
Timing Waveforms (Continued)
FIR_CK
DATA_RDY
tFIRDR
tDRPWL
DATA_OUT
tFIRDV
PREVIOUS OUTPUT
tFIRDR
CURRENT OUTPUT
DATA_OUT 16-23
UPPER 8 BITS
OUT_SELH
tOUT
LOWER 8 BITS
FIGURE 18A.
FIGURE 18B.
DATA_OUT 0-d23
tr
2.0V
0.8V
tf
FIGURE 18C.
OUT_ENP
OUT_ENX
tOEV
DATA_OUT 1.7V
1.3V
FIGURE 18.
VALID
tOEZ
FIGURE 18D.
All Intersil U.S. products are manufactured, assembled and tested utilizing ISO9000 quality systems.
Intersil Corporation’s quality certifications can be viewed at www.intersil.com/design/quality
Intersil products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design, software and/or specifications at any time without
notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and
reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result
from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.
For information regarding Intersil Corporation and its products, see www.intersil.com
18