datasheetbank_Logo
数据手册搜索引擎和 Datasheet免费下载 PDF

PI74VCX16245A 查看數據表(PDF) - Pericom Semiconductor

零件编号
产品描述 (功能)
生产厂家
PI74VCX16245A Datasheet PDF : 7 Pages
1 2 3 4 5 6 7
PI74VCX16245
1122334455667788990011223344556677889900112233445566778899001122112233445566778899001122334455667788990011223344556677889900112211223344556677889900112233445566778899001122334455667788990011221122334455667788990011223344556677889900112233445566778899001122112233445566778899001122
2.5V 16-Bit Bidirectional Transceiver
with 3-State Outputs
Product Features
The PI74VCX family is designed for low voltage operation
VDD = 1.8V to 3.6V
3.6V I/O Tolerant Inputs and Outputs
Supports Live Insertion
Balanced output drive, ±24mA
Uses patented Noise Reduction Circuitry
Typical VOLP (Output Ground Bounce)
< 0.6V at VDD = 2.5V, TA = 25ºC
Typical VOHV (Output VOH Undershoot)
< -0.6V at VDD = 2.5V, TA = 25ºC
Power-Off High Impedance inputs and outputs
Industrial operation at –40°C to +85°C
Packages available:
– 48-pin 240 mil. wide plastic TSSOP (A)
– 48-pin 300 mil. wide plastic SSOP (V)
Product Description
Pericom Semiconductor’s PI74VCX series of logic circuits are
produced in the Company’s advanced 0.35 micron CMOS
technology, achieving industry leading speed.
The PI74VCX16245 is a 16-bit bidirectional transceiver designed
for asynchronous two-way communication between data buses.
The direction control input pin (xDIR) determines the direction of
data flow through the bidirectional transceiver. The Direction and
Output Enable controls are designed to operate this device as either
two independent 8-bit transceivers or one 16-bit transceiver. The
output enable (OE) input, when HIGH, disables both A and B ports
by placing them in HIGH Z condition.
To ensure the high-impedance state during power up or power
down, OE should be tied to Vcc through a pull-up resistor; the
minimum value of the resistor is determined by the current sinking
ability of the driver.
The PI74VCX family is I/O Tolerant, allowing it to operate in
mixed 1.8V/3.6V systems.
Logic Block Diagram
1DIR
1A0
1A1
1A2
1A3
1A4
1A5
1A6
1A7
1OE
1B0
1B1
1B2
1B3
1B4
1B5
1B6
1B7
2DIR
2A0
2A1
2A3
2 A4
2A5
2A6
2A7
2A8
2OE
2B0
2B1
2B2
2B3
2B4
2B5
2B6
2B7
1
PS8325 09/14/98

Share Link: 

datasheetbank.com [ Privacy Policy ] [ Request Datasheet ] [ Contact Us ]