MOTOROLA
SEMICONDUCTOR TECHNICAL DATA
8-Bit Equality Comparator
High–Performance Silicon–Gate CMOS
The MC54/74HC688 is identical in pinout to the LS688. The device inputs
are compatible with standard CMOS outputs; with pullup resistors, they are
compatible with LSTTL outputs.
The HC688 compares two 8–bit binary or BCD words and indicates
whether or not they are equal. By using the Cascade Input, two or more of
the devices may be cascaded to compare words of more than 8 bits.
• Output Drive Capability: 10 LSTTL Loads
• Outputs Directly Interface to CMOS, NMOS, and TTL
• Operating Voltage Range: 2 to 6 V
• Low Input Current: 1 µA
• High Noise Immunity Characteristic of CMOS Devices
• In Compliance with the Requirements Defined by JEDEC Standard
No. 7A
• Chip Complexity: 116 FETs or 29 Equivalent Gates
LOGIC DIAGRAM
DATA
WORD
A
INPUTS
DATA
WORD
B
INPUTS
A0 2
A1 4
A2 6
A3 8
A4 11
A5 13
A6 15
A7 17
B0 3
B1 5
B2 7
B3 9
B4 12
B5 14
B6 16
B7 18
CASCADE 1
INPUT
PIN 20 = VCC
PIN 10 = GND
19 A = B
OUTPUT
MC54/74HC688
20
1
J SUFFIX
CERAMIC PACKAGE
CASE 732–03
20
1
20
1
N SUFFIX
PLASTIC PACKAGE
CASE 738–03
DW SUFFIX
SOIC PACKAGE
CASE 751D–04
ORDERING INFORMATION
MC54HCXXXJ
MC74HCXXXN
MC74HCXXXDW
Ceramic
Plastic
SOIC
PIN ASSIGNMENT
CASCADE
INPUT
1
A0 2
20 VCC
19 A = B
B0 3
18
A1 4
17 A7
B1 5
16 B6
A2 6
15 A6
B2 7
14 B5
A3 8
13 A5
B3 9
12 B4
GND 10
11
FUNCTION TABLE
Inputs
Output
Data
Words Cascade A = B
A=B
L
L
A>B
L
H
A<B
L
H
X
H
H
10/95
© Motorola, Inc. 1995
1
REV 6