7476 查看數據表（PDF） - Fairchild Semiconductor

零件编号

产品描述 (功能)

生产厂家

7476

Dual Master-Slave J-K Flip-Flops with Clear and Complementary Outputs

Fairchild Semiconductor 

Switching Characteristics

at VCC = 5V and TA = 25°C

Symbol

Parameter

fMAX

tPHL

tPLH

tPHL

tPLH

tPHL

tPLH

Maximum Clock Frequency

Propagation Delay Time

HIGH-to-LOW Level Output

Propagation Delay Time

LOW-to-HIGH Level Output

Propagation Delay Time

HIGH-to-LOW Level Output

Propagation Delay Time

LOW-to-HIGH Level Output

Propagation Delay Time

HIGH-to-LOW Level Output

Propagation Delay Time

LOW-to-HIGH Level Output

From (Input)

To (Output)

Preset to Q

Preset to Q

Clear to Q

Clear to Q

Clock to Q or Q

Clock to Q or Q

RL = 400Ω, CL = 15 pF

Min

Max

15

40

25

40

25

40

25

Units

MHz

ns

ns

ns

ns

ns

ns

3

www.fairchildsemi.com

Share Link: