CY7C1297A1-50AC 查看數據表（PDF） - Cypress Semiconductor

零件编号

产品描述 (功能)

生产厂家

CY7C1297A1-50AC

64K X 18 Synchronous Burst SRAM

Cypress Semiconductor 

CY7C1297A/

GVT7164B18

Timing Diagrams

Read Timing[28]

CLK

ADSP#

ADSC#

ADDRESS

WEH#, WEL#,

BWE#, GW#

tS

tH

tS

A1

tH

tKC

tKL

tKH

A2

CE#

ADV#

OE#

DQ

tS

tH

tKQ

tOEQ

tKQ

tKQLZ

tOELZ

Q(A1)

Q(A2)

Q(A2+1)

SINGLE READ

Q(A2+2)

Q(A2+3)

Q(A2)

Q(A2+1) Q(A2+2)

BURST READ

Note:

28. CE active in this timing diagram means that all chip enables CE, CE2, and CE2 are active.

Document #: 38-05204 Rev. *A

Page 9 of 13

Share Link: