
Schematic Diagrams
CD4071B
CD4081B
1/4 of device shown
J=A+B
Logical “1” = HIGH
Logical “0” = LOW
*All inputs protected by standard CMOS protection circuit.
1/4 of device shown
J=A•B
Logical “1” = HIGH
Logical “0” = LOW
All inputs protected by standard CMOS protection circuit.
www.fairchildsemi.com
2