datasheetbank_Logo
数据手册搜索引擎和 Datasheet免费下载 PDF

AKD5385B-A 查看數據表(PDF) - Asahi Kasei Microdevices

零件编号
产品描述 (功能)
生产厂家
AKD5385B-A
AKM
Asahi Kasei Microdevices 
AKD5385B-A Datasheet PDF : 27 Pages
1 2 3 4 5 6 7 8 9 10 Next Last
ASAHI KASEI
[AKD5385B-A]
(2) Master Mode
(2-1) A/D evaluation using DIT function of AK4103A
PORT1 (DIT) is used. DIT generates audio bi-phase signal from received data and which is output through
optical connector (TOTX176). It is possible to connect AKM’s D/A converter evaluation boards on the
digital-amplifier which equips DIR input. Nothing should be connected to PORT2 (DSP). In case of using
external clock through a BNC connector (J3), select EXT on JP8 (CLK) and short JP5 (XTE) and open JP10
(EXT).
JP3
JP4
JP5
JP8
JP10
LRCK
BICK
XTE
CLK
EXT
XTL EXT
„ Other jumper pins set up
1. JP1 (GND) : Analog ground and Digital ground
OPEN : Separated.
SHORT : Common. (The connector “DGND” can be open.) <Default>
2. JP2 (AVDD) : Select AVDD for AK5385B
AVDD : Supply from AVDD connector .
REG : Supply from regulator. <Default>
In this case, AVDD connector should be open.
3. JP6 (BCFS) : Select BICK frequency
256 : In case of MCLK=256fs/512fs <Default>
384 : In case of MCLK=128fs/384fs
4. JP7 (MCLK) : Supply MCLK frequency for 74HC4040
256 : In case of MCLK=128fs/256fs
512 : In case of MCLK=512fs <Default>
384/768 : In case of MCLK=384fs
5. JP9 (LRFS) : Select LRCK frequency
256 : In case of MCLK=256fs/512fs <Default>
384 : In case of MCLK=128fs/384fs
<KM080500>
-3-
2005/09

Share Link: 

datasheetbank.com [ Privacy Policy ] [ Request Datasheet ] [ Contact Us ]