ADUM7442CRQZ-RL7 查看數據表（PDF） - Analog Devices
零件编号
产品描述 (功能)
生产厂家
ADUM7442CRQZ-RL7 Datasheet PDF : 20 Pages
| |||
ADuM7440/ADuM7441/ADuM7442
ELECTRICAL CHARACTERISTICS—MIXED 3.3 V/5 V OPERATION
All typical specifications are at TA = 25°C, VDD1 = 3.3 V, VDD2 = 5 V. Minimum/maximum specifications apply over the entire recom-
mended operation range of 3.0 V ≤ VDD1 ≤ 3.6 V, 4.5 V ≤ VDD2 ≤ 5.5 V, and −40°C ≤ TA ≤ +105°C, unless otherwise noted. Switching
specifications are tested with CL = 15 pF and CMOS signal levels, unless otherwise noted.
Table 10.
Parameter
SWITCHING SPECIFICATIONS
Data Rate
Propagation Delay
Pulse Width Distortion
Change vs. Temperature
Pulse Width
Propagation Delay Skew1
Channel Matching
Codirectional
Opposing-Direction
Jitter
Symbol
A Grade
C Grade
Min Typ Max Min Typ Max Unit
Test Conditions
tPHL, tPLH
PWD
PW
tPSK
1
55 80
10 25
5
250
20
25
31 46 60
2
5
3
40
10
Mbps
ns
ns
ps/°C
ns
ns
Within PWD limit
50% input to 50% output
|tPLH − tPHL|
Within PWD limit
tPSKCD
tPSKOD
25
30
2
2
5
ns
3
7
ns
2
ns
1 tPSK is the magnitude of the worst-case difference in tPHL or tPLH that is measured between units at the same operating temperature, supply voltages, and output load
within the recommended operating conditions.
Table 11.
Parameter
Symbol
1 Mbps—A, C Grades
Min
Typ
Max
25 Mbps—C Grade
Min Typ Max
Unit Test Conditions
SUPPLY CURRENT
ADuM7440
IDD1
IDD2
ADuM7441
IDD1
IDD2
ADuM7442
IDD1
IDD2
2.7
3.3
2.5
3.3
2.5
3.3
3.6
4.6
2.0
2.4
3.2
4.0
18
24
mA
5.7
8.0
mA
12
20
mA
8.0
11
mA
8.9
13
mA
12
15
mA
Table 12. For All Models
Parameter
DC SPECIFICATIONS
Logic High Input Threshold
Logic Low Input Threshold
Logic High Output Voltages
Logic Low Output Voltages
Input Current per Channel
Supply Current per Channel
Quiescent Input Supply Current
Quiescent Output Supply Current
Dynamic Input Supply Current
Dynamic Output Supply Current
AC SPECIFICATIONS
Output Rise/Fall Time
Common-Mode Transient Immunity1
Refresh Rate
Symbol Min
Typ
Max
Unit
Test Conditions
VIH
0.7 VDDx
V
VIL
0.3 VDDx V
VOH
VDDx − 0.1
VDDx
V
VDDx − 0.4 VDDx − 0.2
V
VOL
0.0
0.1
V
0.2
0.4
V
II
−10
+0.01
+10
µA
IOx = −20 µA, VIx = VIxH
IOx = −4 mA, VIx = VIxH
IOx = 20 µA, VIx = VIxL
IOx = 4 mA, VIx = VIxL
0 V ≤ VI x ≤ VDDx
IDDI(Q)
IDDO(Q)
IDDI(D)
IDDO(D)
0.50
0.60
mA
0.61
0.73
mA
0.17
mA/Mbps
0.03
mA/Mbps
tR/tF
2.5
|CM|
15
20
fr
1.1
ns
kV/µs
Mbps
10% to 90%
VIx = VDDx, VCM = 1000 V,
transient magnitude = 800 V
1 |CM| is the maximum common-mode voltage slew rate that can be sustained while maintaining VO > 0.8 VDD. The common-mode voltage slew rates apply to both
rising and falling common-mode voltage edges.
Rev. B | Page 6 of 20
Share Link: 