AD9550 查看數據表（PDF） - Analog Devices
零件编号
产品描述 (功能)
生产厂家
AD9550 Datasheet PDF : 20 Pages
| |||
AD9550
Parameter
×2 Frequency Multiplier
VCO CHARACTERISTICS
Frequency Range
VCO Gain
VCO Tracking Range
PLL Lock Time
Low Bandwidth Setting (170 Hz)
13.3 kHz PFD Frequency
16 kHz PFD Frequency
Min Typ Max Unit
125 MHz
Test Conditions/Comments
To avoid excessive reference spurs, the ×2 multiplier
requires 48% to 52% duty cycle; reference clock input
frequencies greater than 125 MHz require the use of
the divide-by-5 prescaler
3350
45
±300
4050
214
176
MHz
MHz/V
ppm
ms
ms
Using the pin selected frequency settings; lock time is
from the rising edge of the RESET pin to the rising
edge of the LOCKED pin
Applies for Pin A3 to Pin A0 = 0001 to 1100, or for Pin A3
to Pin A0 = 1111
Medium Bandwidth Setting (20 kHz)
Applies for Pin A3 to Pin A0 = 1110 and Pin Y5 to Pin Y0=
111111
1.5625 MHz PFD Frequency
2
ms
High Bandwidth Setting (75 kHz)
2.64 MHz PFD Frequency
4.86 MHz PFD Frequency
Applies for Pin A3 to Pin A0 = 1101 to 1110
1.50
ms
0.89
ms
1 The A3 to A0 and Y5 to Y0 pins have 100 kΩ internal pull-up resistors. The OM2 to OM0 pins have 40 kΩ pull-up resistors.
2 The RESET pin has a 100 kΩ internal pull-up resistor.
OUTPUT CHARACTERISTICS
Table 2.
Parameter
LVPECL MODE
Differential Output Voltage Swing
Common-Mode Output Voltage
Frequency Range
Duty Cycle
Rise/Fall Time1 (20% to 80%)
LVDS MODE
Differential Output Voltage Swing
Balanced, VOD
Unbalanced, ΔVOD
Offset Voltage
Common Mode, VOS
Common-Mode Difference, ΔVOS
Short-Circuit Output Current
Frequency Range
Duty Cycle
Rise/Fall Time1 (20% to 80%)
Min
Typ
Max
Unit
690
800
890
mV
VDD − 1.66 VDD − 1.34 VDD − 1.01 V
0
810
MHz
40
60
%
255
305
ps
297
1.17
17
0
40
285
398
mV
8.3
mV
1.35
V
7.3
mV
24
mA
810
MHz
60
%
355
ps
Test Conditions/Comments
Output driver static (for dynamic performance see
Figure 15)
Output driver static
Up to 805 MHz output frequency
100 Ω termination between both pins of the output driver
Output driver static (for dynamic performance see
Figure 15)
Voltage swing between output pins; output driver static
Absolute difference between voltage swing of normal
pin and inverted pin; output driver static
Output driver static
Voltage difference between output pins; output driver
static
Up to 805 MHz output frequency
100 Ω termination between both pins of the output
driver
Rev. 0 | Page 4 of 20
Share Link: 