Data Sheet
TIMING DIAGRAMS
CLK
tCLK
tPECL
tLVDS
tCMOS
Figure 2. CLK/CLKB to Clock Output Timing, Divide = 1 Mode
DIFFERENTIAL
80%
LVPECL
20%
tRP
tFP
Figure 3. LVPECL Timing, Differential
AD9515
DIFFERENTIAL
80%
20%
LVDS
tRL
tFL
Figure 4. LVDS Timing, Differential
SINGLE-ENDED
80%
20%
CMOS
3pF LOAD
tRC
tFC
Figure 5. CMOS Timing, Single-Ended, 3 pF Load
Rev. A | Page 11 of 28