AD5662ARJ-2REEL7 查看數據表（PDF） - Analog Devices

零件编号

产品描述 (功能)

生产厂家

AD5662ARJ-2REEL7

2.7 V to 5.5 V, 250 μA, Rail-to-Rail Output 16-Bit nanoDAC™ in a SOT-23

Analog Devices 

PIN CONFIGURATION AND FUNCTION DESCRIPTION

AD5662

VDD 1

8 GND

VREF 2 AD5662 7 DIN

TOP VIEW

VFB 3 (Not to Scale) 6 SCLK

VOUT 4

5 SYNC

Figure 3. Pin Configuration

Table 4. Pin Function Descriptions

Pin No. Mnemonic Function

1

VDD

Power Supply Input. These parts can be operated from 2.7 V to 5.5 V. VDD should be decoupled to GND.

2

VREF

Reference Voltage Input.

3

VFB

Feedback Connection for the Output Amplifier. VFB should be connected to VOUT for normal operation.

4

VOUT

Analog Output Voltage from DAC. The output amplifier has rail-to-rail operation.

5

SYNC

Level-Triggered Control Input (Active Low). This is the frame synchronization signal for the input data. When SYNC

goes low, it enables the input shift register, and data is transferred in on the falling edges of the following clocks.

The DAC is updated following the 24th clock cycle unless SYNC is taken high before this edge, in which case the

rising edge of SYNC acts as an interrupt and the write sequence is ignored by the DAC.

6

SCLK

Serial Clock Input. Data is clocked into the input shift register on the falling edge of the serial clock input. Data can

be transferred at rates up to 30 MHz.

7

DIN

Serial Data Input. This device has a 24-bit shift register. Data is clocked into the register on the falling edge of the

serial clock input.

8

GND

Ground Reference Point for All Circuitry on the Part.

Rev. A | Page 7 of 24

Share Link: