74VCX16838 查看數據表（PDF） - Fairchild Semiconductor

零件编号

产品描述 (功能)

生产厂家

74VCX16838

Low Voltage 16-Bit Selectable Register/Buffer with 3.6V Tolerant Inputs and Outputs

Fairchild Semiconductor 

July 1997

Revised June 2005

74VCX16838

Low Voltage 16-Bit Selectable Register/Buffer

with 3.6V Tolerant Inputs and Outputs

General Description

The VCX16838 contains sixteen non-inverting selectable

buffered or registered paths. The device can be configured

to operate in a registered, or flow through buffer mode by

utilizing the register enable (REGE) and Clock (CLK) sig-

nals. The device operates in a 16-bit word wide mode. All

outputs can be placed into 3-State through use of the OE

Pin. These devices are ideally suited for buffered or regis-

tered 168 pin and 200 pin SDRAM DIMM memory mod-

ules.

The 74VCX16838 is designed for low voltage (1.65V to

3.6V) VCC applications with I/O compatibility up to 3.6V.

The 74VCX16838 is fabricated with an advanced CMOS

technology to achieve high speed operation while maintain-

ing low CMOS power dissipation.

Features

s Compatible with PC100 and PC133 DIMM module

specifications

s 1.65V–3.6V VCC supply operation

s 3.6V tolerant inputs and outputs

s tPD (CLK to On)

3.0 ns max for 3.0V to 3.6V VCC

4.0 ns max for 2.3V to 2.7V VCC

8.0 ns max for 1.65V to 1.95V VCC

s Power-off high impedance inputs and outputs

s Supports live insertion and withdrawal (Note 1)

s Static Drive (IOH/IOL)

r24 mA @ 3.0V VCC

r18 mA @ 2.3V VCC

r6 mA @ 1.65V VCC

s Uses patented noise/EMI reduction circuitry

s Ideal for SDRAM DIMM modules

s Latch-up performance exceeds 300 mA

s ESD performance:

Human body model ! 2000V

Machine model ! 200V

Note 1: To ensure the high-impedance state during power up or power

down, OE should be tied to VCC through a pull-up resistor; the minimum

value of the resistor is determined by the current-sourcing capability of the

driver.

Ordering Code:

Order Number Package Number

Package Description

74VCX16838MTD

MTD48

48-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wide

Devices also available in Tape and Reel. Specify by appending suffix letter “X” to the ordering code.

Logic Symbol

Pin Descriptions

Pin Names

OE

I0–I15

O0–O15

CLK

REGE

Description

Output Enable Input (Active LOW)

Inputs

Outputs

Clock Input

Register Enable Input

© 2005 Fairchild Semiconductor Corporation DS500034

www.fairchildsemi.com

Share Link: