CXD2721Q-1
Pin Description
Pin
No.
Symbol
1 XLAT
2 NC
3 NC
4 RVDT
5 NC
6 AVD0
7 AVS0
8 XRST
9 X768
10 VSS0
11 VDD1
12 VSS1
13 XWO
14 BFOT
15 BSL2
16 BSL1
17 VSS2
18 VDD1
19 AVS3
20 AIN3
21 LO3
22 AVD3
23 AVD2
24 AIN2
25 LO2
26 AVS2
27 NC
28 NC
29 AOUT2
30 AVS5
31 NC
32 AVD5
33 AO2N
34 AO2P
35 AVD6
I/O
Description
I Latch input for microcomputer interface.
Open or fixed to Low.
Open or fixed to Low.
I Data input for microcomputer interface.
Open or fixed to Low.
— Digital power supply for built-in DRAM.
— Digital GND for built-in DRAM.
I System reset input. Reset when Low.
I Test input pin. Normally fixed to Low.
— Digital GND.
— Digital power supply.
— Digital GND.
I Normally fixed to High.
O Clock, frequency divider output. (384/768/256/512fs)
I BFOT output clock frequency division ratio setting.
I BFOT output clock frequency division ratio setting.
— Digital GND.
— Digital power supply.
— CH3 AD converter GND.
I CH3 AD converter analog input. (for microphone input)
O CH3 AD converter LPF operational amplifier inverted output. (for microphone input)
— CH3 AD converter power supply.
— CH2 AD converter power supply.
I CH2 AD converter analog input.
O CH2 AD converter LPF operational amplifier inverted output.
— CH2 AD converter GND.
Open or fixed to Low.
Open or fixed to Low.
O CH2 DA converter LPF output.
— CH2 DA converter GND.
Open or fixed to Low.
— CH2 DA converter power supply.
O CH2 DA converter analog reversed phase output. (PWM)
O CH2 DA converter analog forward phase output. (PWM)
— Analog power supply for master clock.
–3–