datasheetbank_Logo
数据手册搜索引擎和 Datasheet免费下载 PDF

MK68564 查看數據表(PDF) - STMicroelectronics

零件编号
产品描述 (功能)
生产厂家
MK68564
ST-Microelectronics
STMicroelectronics 
MK68564 Datasheet PDF : 46 Pages
1 2 3 4 5 6 7 8 9 10 Next Last
MK68564
SIO PIN DESCRIPTION (continued)
RxCA, RxCB :
TxCA, TxCB :
RTSA, RTSB :
DTRA, DTRB :
SYNCA, SYNCB :
Receiver Clocks (input/output). Programmable pin, receive clock input, or baud rate
generator output. The inputs are Schmit-trigger buffered to allow slow rise-time input
signals.
Transmitter Clocks (input/output). Programmable pin, transmit clock input, or baud rate
generator output. The inputs are Schmit-trigger buffered to allow slow rise-time input
signals.
Request to Send (outputs, active low). These outputs follow the inverted state
programmed into the RTS bit. When the RTS bit is reset in the asynchronous mode, the
output will not change until the character in the transmitter is completely shifted out.
These pins may be used as general purpose outputs.
Data Terminal Ready (outputs, Active low). These outputs follow the inverted state
programmed into the DTR bit. These pins may also be used as general purpose
outputs.
Synchronization (input/output, active low). The SYNC pin is an output when Monosync,
Bisync, or SDLC mode is programmed. It is asserted when a sync/flag character is
detected by the receiver. The SYNC pin is a general purpose input in the Asynchronous
mode and an input to the receiver in the External Sync Mode.
Figure 1a : Dual In Line Pin Configuration.
Figure 1b : Chip Carrier Pin Configuration.
3/46

Share Link: 

datasheetbank.com [ Privacy Policy ] [ Request Datasheet ] [ Contact Us ]