LH540205D-35 Даташит - Sharp Electronics
Номер в каталоге
LH540205D-35
производитель

Sharp Electronics
Data words are read out from the LH540205’s output port in precisely the same order that they were written in at its input port; that is, according to a First-In, First Out (FIFO) queue discipline. Since the addressing sequence for a FIFO device’s memory is internally predefined, no external addressing information is required for the operation of the LH540205 device.
FEATURES
• Fast Access Times: 20/25/35/50 ns
• Fast-Fall-Through Time Architecture Based on CMOS Dual-Port SRAM Technology
• Input Port and Output Port Have Entirely Independent Timing
• Expandable in Width and Depth
• Full, Half-Full, and Empty Status Flags
• Data Retransmission Capability
• TTL-Compatible I/O
• Pin and Functionally Compatible with Am/IDT7205
• Control Signals Assertive-LOW for Noise Immunity
• Package: 28-Pin, 300-mil PDIP
Page Link's:
1
2
3
4
5
6
7
8
9
10
More Pages
Номер в каталоге
Компоненты Описание
View
производитель
CMOS 4096 × 9 Asynchronous FIFO
Sharp Electronics
CMOS 2048 × 9 Asynchronous FIFO
Sharp Electronics
CMOS 1024 × 9 Asynchronous FIFO
Sharp Electronics
CMOS ASYNCHRONOUS FIFO 32,768 x 9 ( Rev : 1996 )
Integrated Device Technology
CMOS ASYNCHRONOUS FIFO 2048 x 9, 4096 x 9, 8192 x 9 and 16384 x 9
Integrated Device Technology
512 × 9 Asynchronous FIFO ( Rev : 2012 )
Cypress Semiconductor
512 × 9 Asynchronous FIFO
Cypress Semiconductor
CMOS asynchronous FIFO 256 x 9, 512 x 9, 1K x 9
Integrated Device Technology
CMOS ASYNCHRONOUS FIFO 256 x 9, 512 x 9, 1,024 x 9
Integrated Device Technology
CMOS ASYNCHRONOUS FIFO 256 x 9, 512 x 9, 1,024 x 9 ( Rev : 1997 )
Integrated Device Technology