
Fairchild Semiconductor
General Description
The LVX112 is a dual J-K Flip-Flop where each flip-flop has independent inputs (J, K, PRESET, CLEAR, and CLOCK) and outputs (Q, Q). These devices are edge sensitive and change states synchronously on the negative going transition of the clock pulse. Triggering occurs at a voltage level of the clock and is not directly related to the transition time. Clear and Preset are independent of the clock and are accomplished by a low logic level on the corresponding input. The J and K inputs can change when the clock is in either state without affecting the flip-flop, provided that they are in the desired state during the recommended setup and hold times relative to the falling edge of the clock.
The inputs tolerate voltages up to 7V allowing the interface of 5V systems to 3V systems.
FEATUREs
■ Input voltage level translation from 5V–3V
■ Ideal for low power/low noise 3.3V applications