datasheetbank_Logo
Технический паспорт Поисковая и бесплатно техническое описание Скачать
HOME  >>>  Nexperia B.V. All rights reserved  >>> 74LV03 PDF

74LV03 Даташит - Nexperia B.V. All rights reserved

74LV03 image

Номер в каталоге
74LV03

Компоненты Описание

Other PDF
  2017  

PDF
DOWNLOAD     

page
10 Pages

File Size
240.1 kB

производитель
NEXPERIA
Nexperia B.V. All rights reserved 

General description
   The 74LV03 is a quad 2-input NAND gate with open-drain outputs. Inputs include clamp diodes.
   This enables the use of current limiting resistors to interface inputs to voltages in excess VCC.

Features and benefits
• Wide supply voltage range from 1.0 V to 5.5 V
• CMOS low power dissipation
• Direct interface with TTL levels
• Latch-up performance exceeds 100 mA per JESD 78 Class II Level B
• Complies with JEDEC standards:
   • JESD8-7 (1.65 V to 1.95 V)
   • JESD8-5 (2.3 V to 2.7 V)
   • JESD8C (2.7 V to 3.6 V)
   • JESD36 (4.5 V to 5.5 V)
• ESD protection:
   • HBM: ANSI/ESDA/JEDEC JS-001 class 2 exceeds 2000 V
   • CDM: ANSI/ESDA/JEDEC JS-002 class C3 exceeds 1000 V
• Specified from -40 °C to +85 °C and -40 °C to +125 °C


Share Link: GO URL

All Rights Reserved© datasheetbank.com  [ Privacy Policy ] [ Request Datasheet ] [ Contact Us ]