datasheetbank_Logo
Технический паспорт Поисковая и бесплатно техническое описание Скачать
HOME  >>>  ON Semiconductor  >>> 74ALVCH16373DTR PDF

74ALVCH16373DTR Даташит - ON Semiconductor

74ALVCH16373 image

Номер в каталоге
74ALVCH16373DTR

Other PDF
  2002  

PDF
DOWNLOAD     

page
12 Pages

File Size
136.1 kB

производитель
ON-Semiconductor
ON Semiconductor 

Low-Voltage 16-Bit Transparent Latch with Bus Hold 1.8/2.5/3.3 V (3–State, Non–Inverting)

The 74ALVCH16373 is an advanced performance, non–inverting 16–bit transparent latch. It is designed for very high–speed, very low–power operation in 1.8 V, 2.5 V or 3.3 V systems. The VCXH16373 is byte controlled, with each byte functioning identically, but independently. Each byte has separate Output Enable and Latch Enable inputs. These control pins can be tied together for full 16–bit operation.
The 74ALVCH16373 contains 16 D–type latches with 3–state 3.6 V–tolerant outputs. When the Latch Enable (LEn) inputs are HIGH, data on the Dn inputs enters the latches. In this condition, the latches are transparent, (a latch output will change state each time its D input changes). When LE is LOW, the latch stores the information that was present on the D inputs a setup time preceding the HIGH–to–LOW transition of LE. The 3–state outputs are controlled by the Output Enable (OEn) inputs. When OE is LOW, the outputs are enabled. When OE is HIGH, the standard outputs are in the high impedance state, but this does not interfere with new data entering into the latches. The data inputs include active bushold circuitry, eliminating the need for external pull–up resistors to hold unused or floating inputs at a valid logic state.

• Designed for Low Voltage Operation: VCC = 1.65 – 3.6 V
• 3.6 V Tolerant Inputs and Outputs
• High Speed Operation:
   3.0 ns max for 3.0 to 3.6 V
   3.9 ns max for 2.3 to 2.7 V
   6.8 ns max for 1.65 to 1.95 V
• Static Drive:
   ±24 mA Drive at 3.0 V
   ±18 mA Drive at 2.3 V
   ±6 mA Drive at 1.65 V
• Supports Live Insertion and Withdrawal
• Includes Active Bushold to Hold Unused or Floating Inputs at a Valid
   Logic State
• IOFF Specification Guarantees High Impedance When VCC = 0 V†
• Near Zero Static Supply Current in All Three Logic States (20 µA)
   Substantially Reduces System Power Requirements
• Latchup Performance Exceeds ±250 mA @ 125°C
• ESD Performance:
   Human Body Model >2000 V;
   Machine Model >200 V
• Second Source to Industry Standard 74ALVCH16373

Page Link's: 1  2  3  4  5  6  7  8  9  10  More Pages 

Номер в каталоге
Компоненты Описание
View
производитель
Low−Voltage 1.8/2.5/3.3 V 16−Bit Transparent Latch
PDF
ON Semiconductor
Low−Voltage 16−Bit Buffer with Bus Hold 1.8/2.5/3.3 V
PDF
ON Semiconductor
Low−Voltage 16−Bit Buffer ith Bus Hold 1.8/2.5/3.3 V
PDF
ON Semiconductor
Low–Voltage 1.8/2.5/3.3V 16–Bit Transparent Latch
PDF
Motorola => Freescale
Low-Voltage 1.8/2.5/3.3V 16-Bit Transparent Latch ( Rev : 2004 )
PDF
ON Semiconductor
Low−Voltage 1.8/2.5/3.3V 16−Bit Transparent Latch
PDF
ON Semiconductor
Low-Voltage 16-Bit Transceiver with Bus Hold 1.8/2.5/3.3 V (3–State, Non–Inverting)
PDF
ON Semiconductor
Low−Voltage 1.8/2.5/3.3 V 16−Bit Buffer
PDF
ON Semiconductor
Low−Voltage 16−Bit D−Type Flip−Flop with Bus Hold 1.8/2.5/3.3 V(3−State, Non−Inverting)
PDF
ON Semiconductor
2.5 V/3.3 V 16-bit D-type transparent latch; 3-state
PDF
NXP Semiconductors.

Share Link: GO URL

All Rights Reserved© datasheetbank.com  [ Privacy Policy ] [ Request Datasheet ] [ Contact Us ]